Modeling Community with Tiles joint work with Ivan Lanese Ugo Montanari Dipartimento di Informatica Università di Pisa Roberto Bruni Dipartimento di Informatica.

Slides:



Advertisements
Similar presentations
Jeremy S. Bradbury, James R. Cordy, Juergen Dingel, Michel Wermelinger
Advertisements

3° Workshop Nazionale del Gruppo di Interesse in Ingegneria del Software Genova, 2-3 ottobre 2006 CASE – Libera Università di Bolzano-Bozen RCOST – Università
CommUnity, Tiles and Connectors joint work with Roberto Bruni José Luiz Fiadeiro Antónia Lopes Ugo Montanari Ivan Lanese Dipartimento di Informatica Università.
Connectors and Concurrency joint work with Ugo Montanari Roberto Bruni Dipartimento di Informatica Università di Pisa Dagstuhl Seminar #04241, September.
Architecture-based Evolution of Software Systems José Luiz Fiadeiro Architecture-based Evolution of Software Systems Luís Andrade João Gouveia Georgios.
Roberto Pisa, Italy 13 June 2008 WADT Tiles for Reo Roberto Bruni Dipartimento di Informatica Università di Pisa WADT th International.
Dynamic Graph Transformation Systems Hernán Melgratti IMT Lucca Institute for Advance Studies Joint Work with Roberto Bruni Dipartimento di Informatica,
1 Ivan Lanese Computer Science Department University of Bologna Italy Exploiting user-definable synchronizations in graph transformation.
1 Ivan Lanese Computer Science Department University of Pisa (moved to Bologna) Synchronization strategies for global computing models Ph.D. thesis discussion.
Tiling Transactions in Rewriting Logic Roberto Bruni (Pisa/Illinois) José Meseguer (Illinois) Ugo Montanari (Pisa) WRLA 2002 Pisa, Italia, Sept.
1 Ivan Lanese Computer Science Department University of Bologna Roberto Bruni Computer Science Department University of Pisa A mobile calculus with parametric.
1 Formal Models for Distributed Negotiations Description Roberto Bruni Dipartimento di Informatica Università di Pisa XVII Escuela de Ciencias Informaticas.
1 Formal Models for Distributed Negotiations Zero-Safe Nets Roberto Bruni Dipartimento di Informatica Università di Pisa XVII Escuela de Ciencias Informaticas.
Synchronization Algebras with Mobility for Graph Transformations joint work with Ugo Montanari Dipartimento di Informatica Università di Pisa Ivan Lanese.
1 SYSTEM and MODULE DESIGN Elements and Definitions.
February 12, 2009 Center for Hybrid and Embedded Software Systems Encapsulated Model Transformation Rule A transformation.
1 Ivan Lanese Computer Science Department University of Pisa (moved to Bologna) Synchronization strategies for global computing models Ph.D. thesis discussion.
1 Formal Models for Distributed Negotiations Workflows, BizTalk and ZSN Roberto Bruni Dipartimento di Informatica Università di Pisa XVII Escuela de Ciencias.
1 Ugo Montanari Dipartimento di Informatica Università di Pisa Roberto Bruni, GianLuigi Ferrari, Hernan Melgratti, Emilio Tuosto (Pisa) Cosimo Laneve (Bologna)
1 Formal Models for Distributed Negotiations Concurrent Languages Translation Roberto Bruni Dipartimento di Informatica Università di Pisa XVII Escuela.
Bridging the gap between Interaction- and Process-Oriented Choreographies Talk by Ivan Lanese Joint work with Claudio Guidi, Fabrizio Montesi and Gianluigi.
Hernán Melgratti joint work with Roberto Bruni and Ugo Montanari Dipartimento di Informatica - Università di Pisa Flat Committed Join in Join.
New insights on architectural connectors joint work with Roberto Bruni University of Pisa, Italy Ugo Montanari University of Pisa, Italy José Luiz Fiadeiro.
1 GT-VC 2005, San Francisco, August 22, 2005 Ugo Montanari Università di Pisa Ivan Lanese Università di Pisa Hoare vs. Milner: Comparing Synchronizations.
1 Ivan Lanese Dipartimento di Informatica Università di Pisa Ugo Montanari From Graph Rewriting to Logic Programming joint work with.
Chess Review November 21, 2005 Berkeley, CA Edited and presented by Causality Interfaces and Compositional Causality Analysis Rachel Zhou UC Berkeley.
1 Mapping Fusion and Synchronized Hyperedge Replacement into Logic Programming joint work with Ugo Montanari Ivan Lanese Dipartimento di Informatica Università.
Synchronized Hyperedge Replacement for Heterogeneous Systems joint work with Emilio Tuosto Dipartimento di Informatica Università di Pisa Ivan Lanese Dipartimento.
1 Static vs dynamic SAGAs Ivan Lanese Computer Science Department University of Bologna/INRIA Italy.
1 Formal Models for Transactions: Zero Safe Nets Roberto Bruni Dipartimento di Informatica Università di Pisa Models and Languages for Coordination and.
© M.E. Fayad SJSU -- CmpE Database Design Dr. M.E. Fayad, Professor Computer Engineering Department, Room #283I College of Engineering San José.
1 Ivan Lanese Computer Science Department University of Pisa Prof. Ugo Montanari Synchronization strategies for global computing Relator: Thesis Progress.
1 Ivan Lanese Computer Science Department University of Bologna Italy Concurrent and located synchronizations in π-calculus.
February 12, 2009 Center for Hybrid and Embedded Software Systems Model Transformation Using ERG Controller Thomas H. Feng.
1 CoMeta, final workshop, /12/2003 Ivan Lanese Dipartimento di Informatica Università di Pisa Ugo Montanari A graphical Fusion Calculus Joint work.
Modeling a Service and Session Calculus with Hierarchical Graph Transformation Roberto Bruni, Andrea Corradini, Ugo Montanari (based on joint work with.
L5-S1 Class Diagrams 2003 SJSU -- CmpE Software Patterns Dr. M.E. Fayad, Professor Computer Engineering Department, Room #283I College of Engineering San.
1 Ivan Lanese Computer Science Department University of Bologna Italy Behavioural Theory at Work: Program Transformations in a Service-centred Calculus.
An algebra of Connectors for modeling CommUnity with Tiles joint work with Roberto Bruni Ugo Montanari Dipartimento di Informatica Università di Pisa Ivan.
1 Formal Models for Transactions: BizTalk as ZSN Roberto Bruni Dipartimento di Informatica Università di Pisa Models and Languages for Coordination and.
1 Ivan Lanese Computer Science Department University of Bologna Synchronization strategies for global computing models.
Complete Axioms for Stateless Connectors joint work with Roberto Bruni and Ugo Montanari Dipartimento di Informatica Università di Pisa Ivan Lanese Dipartimento.
Synchronizations with Mobility for Graph Transformations joint work with Ugo Montanari Dipartimento di Informatica Università di Pisa Ivan Lanese Dipartimento.
1 Joint work with Antonio Bucchiarone (Fondazione Bruno Kessler - IRST, Trento) and Fabrizio Montesi (University of Bologna/INRIA, Bologna) A Framework.
Architectural Design Establishing the overall structure of a software system Objectives To introduce architectural design and to discuss its importance.
Object Oriented Analysis and Design Using the UML
In a not gate, if the input is on(1) the output is off (0) and vice versa.
1 IFIP WG1.3, Udine, September 12, Ugo Montanari, Coalgebras for Named Sets Ugo Montanari Dipartimento di Informatica Università di Pisa Coalgebras.
An Introduction to Software Architecture
Copyright 2002 Prentice-Hall, Inc. Modern Systems Analysis and Design Third Edition Jeffrey A. Hoffer Joey F. George Joseph S. Valacich Chapter 20 Object-Oriented.
Architecting Aspects: or Why you always knew aspect weaving was colimit construction Tom Maibaum (with Naza Aguirre, Paulo Alencar)
 FOAL 2010 Modeling Aspects by Category Theory Serge P. Kovalyov Novosibirsk, Russia.
Dipartimento di Informatica Università di Pisa Alberto Baragatti, Roberto Bruni, Hernán Melgratti, Ugo Montanari and Giorgio Spagnolo Prototype Platforms.
Roles and Coordination in powerJava M. Baldoni, G. Boella Dipartimento di Informatica, Università degli Studi di Torino (Italy) and L. van der Torre SEN3.
Chapter 8 Lecture 1 Software Testing. Program testing Testing is intended to show that a program does what it is intended to do and to discover program.
Modeling a Service and Session Calculus with Hierarchical Graph Transformation Joint work with Roberto Bruni and Andrea Corradini, second part Ugo Montanari.
Software Engineering1  Verification: The software should conform to its specification  Validation: The software should do what the user really requires.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Object and Class Structuring Chapter 9 Part of Analysis Modeling Designing Concurrent, Distributed, and Real-Time Applications with UML Hassan Gomaa (2001)
Architectural Design Rewriting as Architectural Description Language R. Bruni A. LLuch-Lafuente U. Montanari E. Tuosto.
General Description of Network Systems  Ugo Montanari  Dipartimento di Informatica, University of Pisa CINA: Compositionality, Interaction, Negotiation,
® IBM Software Group © 2009 IBM Corporation Module 11: Creating State Machine Diagrams Essentials of Modeling with IBM Rational Software Architect V7.5.
Rewriting Nested Graphs, through Term Graphs Roberto Bruni, Andrea Corradini, Fabio Gadducci Alberto Lluch Lafuente and Ugo Montanari Dipartimento di Informatica,
Business System Development
Validating Reconfigurations of Reo Circuits
Component-Based & Software Reuse
Chapter 20 Object-Oriented Analysis and Design
Architecture Description Languages
An Introduction to Software Architecture
A MODULAR LTS FOR OPEN REACTIVE SYSTEMS
Presentation transcript:

Modeling Community with Tiles joint work with Ivan Lanese Ugo Montanari Dipartimento di Informatica Università di Pisa Roberto Bruni Dipartimento di Informatica Università di Pisa Workshop AGILE, Pisa, Luglio 2003 Ongoing Work!

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Goal Operational semantics for CommUnity Modular translation Preserving of “separation of concerns” Abstract semantics via observations

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Tile Logic Operational and Abstract Semantics of Open Concurrent Systems Compositional in Space and Time Specification Formats Depending on chosen connectors Congruence results Category based

Modeling CommUnity with Tiles Tiles

Modeling CommUnity with Tiles Configurations input interface output interface

Modeling CommUnity with Tiles Observations initial interface final interface concurrent computation

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Tile Format for CommUnity Interfaces action, input (typed), output (typed) System Configuration (gs-monoidal) graphs components: empty input interface coordinators: binary input interface Observations monoid of unary boxes Tiles computation (empty trigger) coordination

Modeling CommUnity with Tiles From Modules to Tile Configurations o 1 =v 1 … o m =v m p 1 =w 1 … p k =w k I O A I O … … externalization of the state?

Modeling CommUnity with Tiles From Modules to (Schemes of) Basic Tiles  I O A ’’ I O A act v w (G) one tile for any ( ,w) that satisfies the guard G of action act actions are translated into tiles

Modeling CommUnity with Tiles Data Coordinators I/O I v I v v

Modeling CommUnity with Tiles Action Coordinators A A bibi A A aiai (a 1,b 1 ) … (a n,b n ) (a 1,b 1 ) … (a n,b n )

Modeling CommUnity with Tiles From Diagrams to Tile Systems M1M1 M2M2 C M1M1 M2M2 C

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Buffer Design design BUFFER [ t:sort, n:nat ] is in i:t out o:t prv b:list[t,n] do put : |b|<n  b:=b.i fwd : |b|==n  o:=head(b) || b:=tail(b).i get : |b|>0  o:=head(b) || b:=tail(b) shft : |b|==0  o:=i

Modeling CommUnity with Tiles A Buffer Configuration o=v b=v 1.v 2 …v k ITIT OTOT A i o BUFFER[T,N]

Modeling CommUnity with Tiles Put as a Tile o=v b=v 1.v 2 …v k ITIT OTOT A o=v b=v 1.v 2 …v k.w ITIT OTOT A put v w (k<N)PUT

Modeling CommUnity with Tiles Building a Modular Buffer design CABLE [ t:sort] is in i:t do fwd : true  skip shft : true  skip BUFFER[T,1] CABLE i fwd shft o fwd get shft i fwd put shft BUFFER[T,1]

Modeling CommUnity with Tiles Intuition put  fwd 1 … fwd k put k+1 get  get k shft k+1 … shft n shft  shft 1 … shft n fwd  fwd 1 … fwd n

Modeling CommUnity with Tiles Outcome Bisimilarity between BUFFER[T,N] and M buffers BUFFER[T,K] with N=M*K Bisimilarity between the system and its specification

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Preliminary Results and Advantages Concurrent operational semantics for CommUnity Translation independent from the serialization of represented morphisms Encoding of the colimit behaviourally equivalent to the diagram encoding Standard notion of abstract equivalence (tile bisimilarity) Separation of concerns

Modeling CommUnity with Tiles Roadmap Goal Tiles Translation Example: Buffer Advantages Ongoing and future work Localities

Modeling CommUnity with Tiles Dealing with Localities Localities as data types input localities (I L ) and output localities (O L ) Actions can involve localities Observable constraints on localities dynamically generated via coordinators statical constraints on moves Open problems which flavour of connectors? what should be observed?

Modeling CommUnity with Tiles Future Work Application to AGILE case studies Dealing with system reconfigurations Refinement Common framework for CommUnity and UML