Spec-C, Handel-C, SystemC : A Comparative Study By: Nikola Rank 13 March 2006.

Slides:

Advertisements

Similar presentations

Reconfigurable Computing After a Decade: A New Perspective and Challenges For Hardware-Software Co-Design and Development Tirumale K Ramesh, Ph.D. Boeing.

Advertisements

A hardware-software co-design approach with separated verification/synthesis between computation and communication Masahiro Fujita VLSI Design and Education.

SoC Challenges & Transaction Level Modeling (TLM) Dr. Eng. Amr T. Abdel-Hamid ELECT 1002 Spring 2008 System-On-a-Chip Design.

Some Trends in High-level Synthesis Research Tools Tanguy Risset Compsys, Lip, ENS-Lyon

Copyright  2003 Dan Gajski and Lukai Cai 1 Transaction Level Modeling: An Overview Daniel Gajski Lukai Cai Center for Embedded Computer Systems University.

Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering.

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

High Level Languages: A Comparison By Joel Best. 2 Sources The Challenges of Synthesizing Hardware from C-Like Languages  by Stephen A. Edwards High-Level.

SpecC and SpecCharts Reviewed and Presented by Heemin Park and Eric Kwan EE202A - Fall 2001 Professor Mani Srivastava.

Evolution and History of Programming Languages Software/Hardware/System.

Lecture #4 Page 1 ECE 4110–5110 Digital System Design Lecture #4 Agenda 1.VHDL History 2.Design Abstraction Announcements 1.n/a.

A2T: automatic abstraction from RTL to TLM IPs. 2 Outline HIFSuite overview Motivation for abstraction Abstraction techniques Tool features Tested benchmarks.

A Handel-C Implementation of a Computationally Intensive Problem in GF(3) Joey C. Libby, Jonathan P. Lutes, and Kenneth B. Kent The Handel-C Language Handel-C.

Presenter : Yeh Chi-Tsai System-on-chip validation using UML and CWL Qiang Zhu 1, Ryosuke Oish 1, Takashi Hasegawa 2, Tsuneo Nakata 1 1 Fujitsu Laboratories.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

Design Flow – Computation Flow. 2 Computation Flow For both run-time and compile-time For some applications, must iterate.

Digital System Design Verilog ® HDL Maziar Goudarzi.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

1 System-Level Description Languages Andrew Mihal EE249 Fall 1999 Project Presentation 4 December 1999.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

Delevopment Tools Beyond HDL

CSET 4650 Field Programmable Logic Devices

Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.

Automatic Identification of Concurrency in Handel-C Joseph C Libby, Kenneth B Kent, Farnaz Gharibian Faculty of Computer Science University of New Brunswick.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

Speaking Bluntly about SharpHDL: Some Old Stuff and Some Other Proposed Future Extensions Gordon J. Pace & Christine Vella Synchron’05 Malta, November.

CAD Techniques for IP-Based and System-On-Chip Designs Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Extreme Makeover for EDA Industry

Automated Design of Custom Architecture Tulika Mitra

Reliable Design of Safety Critical Systems Dr. Abhik Roychoudhury School of Computing

1 HandleC ) prepared by: Mitra Khorram Abadi professor: Dr. Maziar Goudarzi A language based on ISO-C, extended for hardware design ( HandleC ) prepared.

System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.

IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.

Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.

- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.

Design & Co-design of Embedded Systems Next Step: Transaction-Level Modeling Maziar Goudarzi.

Chapter 0 deSiGn conCepTs EKT 221 / 4 DIGITAL ELECTRONICS II.

TOPIC : SYNTHESIS INTRODUCTION Module 4.3 : Synthesis.

SpecC stands for “specification description language based on C”.

MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

1 Hardware Description Languages: a Comparison of AHPL and VHDL By Tamas Kasza AHPL&VHDL Digital System Design 1 (ECE 5571) Spring 2003 A presentation.

Evaluating and Improving an OpenMP-based Circuit Design Tool Tim Beatty, Dr. Ken Kent, Dr. Eric Aubanel Faculty of Computer Science University of New Brunswick.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

CSCI-365 Computer Organization Lecture Note: Some slides and/or pictures in the following are adapted from: Computer Organization and Design, Patterson.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

5-1 Logic System Design I VHDL Design Principles ECGR2181 Reading: Chapter 5.0, 5.1, 5.3 port ( I: in STD_LOGIC_VECTOR (1 to 9); EVEN, ODD: out STD_LOGIC.

EE121 John Wakerly Lecture #17

FPGA Hardware Synthesis Jessica Baxter. Reference M. Haldar, A. Nayak, N. Shenoy, A. Choudhary and P. Banerjee, “FPGA Hardware Synthesis from MATLAB”,

FPGA-Based System Design Copyright  2004 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

Introduction to High-Level Synthesis ECE 699: Lecture 12.

Programmable Hardware: Hardware or Software?

Some Historical Context And Some Prognostication

Digital System Design An Introduction to Verilog® HDL

ECE 4110 – Digital Logic Design

Topics Modeling with hardware description languages (HDLs).

Topics Modeling with hardware description languages (HDLs).

Reconfigurable Computing

All Programmable FPGAs, SoCs, and 3D ICs

HDL Hardware Description Language

CS 153 Logic Design Lab Professor Ian G. Harris

Transaction Level Modeling: An Overview

Digital Designs – What does it take

Presentation transcript:

Spec-C, Handel-C, SystemC : A Comparative Study By: Nikola Rank 13 March 2006

What is a Hardware Description Language(HDL)? A textual approach to describing electrical circuits. Not limited to circuit structure, can describe temporal/operational behavior. Popular examples: VHDL, Verilog Handel C, SystemC, SpecC are not true HDLs!

Motivation for Higher Level These System-level description languages are crucial for SOC design and testing. Work at varying levels of abstraction from the underlying hardware. Simplify hardware/software partitioning by describing both with a single, C-based language. Enhanced simulation and debugging performance.

Handel C Developed by Oxford Hardware Compilation Group Based on the language Occam Goal: Enable someone not familiar with H/W to do H/W design Currently, Celoxica provides a development suite called DK4 that uses Handel C.

What does Handel add to ANSI-C? Parallelism Timing Interfaces Clocks RAM/ROM Shared expression Communications Handel-C libraries Floating Point component library Bit manipulation Macro functions for hardware block reuse

What doesn’t Handel C support Recursion Side effects Standard libraries Malloc() Standard floating point Pointers Aside from these, everything else in C is supported by Handel C

Handel C design flow Sample Handel C design flow (Based on Celoxica toolset) Goal is implementation of JPEG 2000 algorithm Image source: Celoxica Presentation[1]

System C Offered by the Open SystemC Initiative (OSCI) Implemented via C++ library, runs on any C++ compiler. Includes constructs for testing/simulation as well as synthesis.

System C model Image source: Synthesizable SystemC [2]

Synthesizable Subset Only a subset of the SystemC library is suitable for synthesis of a circuit. This subset closely matches VHDL or another underlying HDL. In reality, most tools actually convert the SystemC to HDL for synthesis.

System C design flow Image source: Synthesizable SystemC [2]

System C from UML? The next level of abstraction above C++ is UML. It may be possible to generate synthesizable SystemC code from a UML model. Leads to even shorter design times. Image source: Synthesizable SystemC Code from UML Models[3]

Spec C First developed in 1997 at University of California Uses its own special compiler, a reference compiler is freely available. Designed to be true superset of ANSI-C Allows timing specification.

Spec C model Parallelism State Transition Structural Hierarchy Exception Handling Timing Constraints Synchronization Communication Data Path

Spec-C design flow Image source: The SpecC Methodology[4]

Conclusions There is no doubt a push in the direction of higher level languages for hardware design. Many more alternatives offered, SystemC, Spec C, Handel C, Impulse C, etc… None are perfect, none are the industry standard (Some more prominent than others). Future will hold even higher levels of abstraction.

References [1] Software-Compiled System Design:A Methodology for Field ProgrammableSystem-on-Chip Design. EDP paper presentation. Jeff Jussel. April 15, 2003 (Celoxica) [2] Synthesizable SystemC. Federico Angiolini DEIS – University of Bologna. [3] Synthesizable SystemC Code from UML Models. W.H. Tan, P.S. Thiagarajan,W.F. Wong, Y. Zhu. School of Computing:National University of Singapore. S.K. Pilakkat. Institute for Infocomm ResearchSingapore [4] The SpecC Methodology. Andreas Gerstlauer. Center for Embedded Computer Systems: University of California, Irvine [5] Handel-C Language Reference Manual. Embedded Solutions Limited: Version 2.1 [6] SpecC Language Reference Manual. SpecC Technology Open Consortium: Version 2.0. December 12, 2002 [7] SystemC Language Reference Manual. Open SystemC Initiative : San Jose, California [8] Presentation by SpecC Technology Open Consortium: [9] A Survey on the Handel-C Language. Altaf Abdul Gaffar.