Logic Synthesis 2 Outline –Two-Level Logic Optimization –ESPRESSO Goal –Understand two-level optimization –Understand ESPRESSO operation.

Slides:



Advertisements
Similar presentations
CSEE 4823 Advanced Logic Design Handout: Lecture #2 1/22/15
Advertisements

ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Two-Level Logic Synthesis -- Heuristic Method (ESPRESSO)
ECE 331 – Digital System Design
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
EDA (CS286.5b) Day 15 Logic Synthesis: Two-Level.
1 EE 365 Combinational-Circuit Synthesis. 2 Combinational-Circuit Analysis Combinational circuits -- outputs depend only on current inputs (not on history).
Logic Synthesis Outline –Logic Synthesis Problem –Logic Specification –Two-Level Logic Optimization Goal –Understand logic synthesis problem –Understand.
Logic Synthesis 1 Outline –Logic Synthesis Problem –Logic Specification –Two-Level Logic Optimization Goal –Understand logic synthesis problem –Understand.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 4: February 25, 2009 Two-Level Logic-Synthesis.
Give qualifications of instructors: DAP
Gate Logic: Two Level Canonical Forms
Contemporary Logic Design Two-Level Logic © R.H. Katz Transparency No. 4-1 Chapter #2: Two-Level Combinational Logic Section 2.3, Switches and Tools.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
Winter 2014 S. Areibi School of Engineering University of Guelph
ECE Synthesis & Verification 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Exact Two-level Minimization Quine-McCluskey Procedure.
ECE 667 Synthesis and Verification of Digital Systems
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization I.
Lecture 3: Incompletely Specified Functions and K Maps CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Two-Level Minimization II.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Department of Computer Engineering
9/16/04UCB EECS150 D. Culler Fa04 1 EECS Components and Design Techniques for Digital Systems Lec 06 – Minimizing Boolean Logic 9/16-04 David Culler.
Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI.
Courtesy RK Brayton (UCB) and A Kuehlmann (Cadence) 1 Logic Synthesis Multi-Valued Logic.
Optimization Algorithm
Heuristic Two-level Logic Optimization Giovanni De Micheli Integrated Systems Centre EPF Lausanne This presentation can be used for non-commercial purposes.
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Two Level and Multi level Minimization
ES 244: Digital Logic Design Chapter 3 Chapter 3: Karnaugh Maps Uchechukwu Ofoegbu Temple University.
UM EECS 270 Spring 2011 – Taken from Dr.Karem Sakallah Logic Synthesis: From Specs to Circuits Implementation Styles –Random –Regular Optimization Criteria.
ICS 252 Introduction to Computer Design Lecture 10 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
Two Level Networks. Two-Level Networks Slide 2 SOPs A function has, in general many SOPs Functions can be simplified using Boolean algebra Compare the.
2-1 Introduction Gate Logic: Two-Level Simplification Design Example: Two Bit Comparator Block Diagram and Truth Table A 4-Variable K-map for each of the.
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 4: October 5, 2005 Two-Level Logic-Synthesis.
CS/EE 3700 : Fundamentals of Digital System Design Chris J. Myers Lecture 4: Logic Optimization Chapter 4.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 5: Quine-McCluskey Method José Nelson Amaral.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect15: Heuristic Two Level Logic.
1 Quine-McCluskey Method. 2 Motivation Karnaugh maps are very effective for the minimization of expressions with up to 5 or 6 inputs. However they are.
Chapter 3 The Karnaugh Map
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
Two-Level Boolean Minimizer BOOM-II Petr Fišer, Hana Kubátová Department of Computer Science and Engineering Czech Technical University Karlovo nam. 13,
Test Slide SAT MCAT GRE. CSE 370 Spring 2006 Introduction to Digital Design Lecture 5: Canonical Forms Last Lecture Logic Gates Different Implementations.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 15: March 4, 2002 Two-Level Logic-Synthesis.
1 Implicant Expansion Methods Used in The BOOM Minimizer Petr Fišer, Jan Hlavička Czech Technical University, Karlovo nám. 13, Prague 2
THE K-MAP.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
CSE 140: Components and Design Techniques for Digital Systems Lecture 3: Incompletely Specified Functions and K Maps CK Cheng Dept. of Computer Science.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Karnaugh Maps (K maps).
Boolean Functions 1 ECE 667 ECE 667 Synthesis and Verification of Digital Circuits Boolean Functions Basics Maciej Ciesielski Univ.
State university of New York at New Paltz Electrical and Computer Engineering Department Logic Synthesis Optimization Lect10: Two-level Logic Minimization.
ICS 252 Introduction to Computer Design Lecture 8- Heuristics for Two-level Logic Synthesis Winter 2005 Eli Bozorgzadeh Computer Science Department-UCI.
ICS 252 Introduction to Computer Design Lecture 8 Winter 2004 Eli Bozorgzadeh Computer Science Department-UCI.
©2010 Cengage Learning SLIDES FOR CHAPTER 6 QUINE-McCLUSKEY METHOD Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
Lecture 3: Incompletely Specified Functions and K Maps
CSC205 Jeffrey N. Denenberg Lecture #5
CS 352 Introduction to Logic Design
ECE 2110: Introduction to Digital Systems
Lecture 3: Incompletely Specified Functions and K Maps
ICS 252 Introduction to Computer Design
CSE 370 – Winter 2002 – Logic minimization - 1
Optimization Algorithm
ECB2212-Digital Electronics
CSE 140 Lecture 3 Combinational Logic: Implementation
ICS 252 Introduction to Computer Design
Lecture 3: Incompletely Specified Functions and K Maps
Presentation transcript:

Logic Synthesis 2 Outline –Two-Level Logic Optimization –ESPRESSO Goal –Understand two-level optimization –Understand ESPRESSO operation

Logic Optimization Definitions N-dimensional boolean space - 2 N points, each associated with a unique set of N literals –e.g. entries in a Karnaugh map or truth table –each point is a minterm –e.g. abcd, ab’cd, in space cube - conjunction (AND) of literals in N-dim boolean space –points on N-dim hypercube that are 1 –examples: a’bc, acd expression - disjunction (OR) of cubes, i.e. equation –example: a’bc + def don’t cares - missing literals from cube –example: abc in space of, d is don’t care –result is cube covering larger part of space –abc = abcd’ + abcd a’b’ a’bab ab’ cube: a’ DC: b space:

Two-Level Logic Optimization Approach –find minimal set of cubes to cover ON-set (1 minterms) –each cube = AND gate »minimal cubes => minimal AND gates –each expression = cubes + OR gate »one expression (OR gate) per output –exploit don’t cares to increase cube sizes »each DC doubles cube size »cube must only cover 1 or DC vertices »or cover OFF-set (0 minterms) instead a’b’ a’bab ab’ a’ + b redundancy in cube cover ON DC OFF

Two-Level Logic Optimization Minimal set of cubes –minimum graph covering problem –NP-complete - exponential in worst case –must use heuristic search Complications –solve simultaneously for each expression (output) »minimize total number of unique cubes –consider ON vs. OFF vs. DON’T CARE set x = ab’ + b’c + abc’ y = abc’ + ab z = ab’.i 3.o 3.p 4 10x101 x x010.e.i 3.o 3.p e x = b’c + ac’ y = ab z = ab’ ESPRESSO outputESPRESSO input

Two-Level Logic Optimization Approach –minimize cover of ON-set of function »ON-set is set of vertices for which expression is TRUE »minimum set of cubes –exploit don’t cares to increase cube sizes Algorithm –start with cubes covering the ON-set »this is just sum-of-products form –iteratively expand, shrink, add, remove cubes –remove redundant (covered) cubes –result is irredundant cover a’b’ a’bab ab’a’b’ a’bab ab’ x = a’b + ab + a’b’ x = a’ + b

ESPRESSO Algorithm Forig = ON-set; /* vertices with expression TRUE */ R = OFF-set; /* vertices with expression FALSE */ D = DC-set; /* vertices with expression DC */ F = expand(Forig, R); /* expand cubes against OFF-set */ F = irredundant(F, D); /* remove redundant cubes */ do { F = reduce(F, D); /* shrink cubes against ON-set */ F = expand(F, R); F = irredundant(F, D); } until cost is “stable”; /* perturb solution */ G = reduce_gasp(F, D); /* add cubes that can be reduced */ G = expand_gasp(G, R); /* expand cubes that cover another */ F = irredundant(F+G, D); } until time is up; ok = verify(F, Forig, D); /* check that result is correct */

Cube Operations Expand –expand essential cubes in F in decreasing size to a prime cube –prime cube - fully expanded against OFF-set –essential cube - contains essential vertex –essential vertex - minterm no other cube covers –remove any covered cubes Expand ON DC OFF

Cube Operations Irredundant ON DC OFF Irredundant –find minimal cover with each cube containing an essential vertex –find relatively essential cubes E »removing them violates cover - keep them –redundant cubes R = F - E »can be individually removed »totally redundant R t - covered by E+D »remove R t »partially redundant R p - R - R t –new F = E + minimal set of R p E RpRp RpRp RtRt

Cube Operations Reduce ON DC OFF Reduce –shrink cubes in descending order of size while maintaining cover –smaller cubes can expand in more directions –smaller cubes more likely to be covered by other cubes during expansion

Cube Operations Expand Gasp Reduce Gasp ON DC OFF Reduce Gasp –for each cube add a subcube not covered by other cubes Expand Gasp –expand subcubes and add them if they cover another cube –later use Irredundant to discard redundant cubes –this is a “last gasp” heuristic for exploration »no ordering by cube size

Example a’b’ a’bab ab’a’b’ a’bab ab’ x = a’b + ab + a’b’ Expand a’b’ a’bab ab’ Irredundant a’b’ a’bab ab’ Reduce a’b’ a’bab ab’ Expand Irredundant a’b’ a’bab ab’ Cost Stable x = a’ + b

Examples Essential and Redundant Cubes Prime & Irredundant Cover RpRp RpRp E E Initial CoverReduceExpand in right direction

Conclusions Experimental Results –ESPRESSO algorithm gets minimum or close to minimum cover where cover is known –up to input literals, 100 inputs, 100 outputs tested –CPU time < 12 min on high-speed workstation Application –PLA minimization –use as subroutine in multi-level logic minimization »minimize pieces of larger circuit