1 Jan 07 RAMP PI Report: Plans until next Retreat & Beyond Krste Asanovíc (MIT), Derek Chiou (Texas), James Hoe(CMU), Christos Kozyrakis (Stanford), Shih-Lien.

Slides:



Advertisements
Similar presentations
RAMP Gold : An FPGA-based Architecture Simulator for Multiprocessors Zhangxi Tan, Andrew Waterman, David Patterson, Krste Asanovic Parallel Computing Lab,
Advertisements

Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help.
RAMP in Retrospect David Patterson August 25, 2010.
Computer Architecture Lab at Combining Simulators and FPGAs “An Out-of-Body Experience” Eric S. Chung, Brian Gold, James C. Hoe, Babak Falsafi {echung,
RAMP Retreat August 2008 Christos Kozyrakis Pervasive Parallelism Laboratory Stanford University
1 RAMP White RAMP Retreat, BWRC, Berkeley, CA 20 January 2006 RAMP collaborators: Arvind (MIT), Krste Asanovíc (MIT), Derek Chiou (Texas), James Hoe (CMU),
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Snoopy Caches II Steve Ko Computer Sciences and Engineering University at Buffalo.
1 RAMP Implementation J. Wawrzynek. 2 RDL supports multiple platforms:  XUP, pure software, BEE2 BEE2 will be the standard RAMP platform for the next.
© Derek Chiou 1 RAMP-White Derek Chiou and Hari Angepat The University of Texas at Austin Supported in part by DOE, NSF, IBM, Intel, and Xilinx.
RAMP Gold: Architecture and Timing Model Andrew Waterman, Zhangxi Tan, Rimas Avizienis, Yunsup Lee, David Patterson, Krste Asanović Parallel Computing.
Ramp January 2007 retreat Xilinx XUP and RAMP donations Paul Hartke Kees Vissers Patrick Lysaght.
Computer Architecture Lab at 1 P ROTO F LEX : FPGA-Accelerated Hybrid Functional Simulator Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Babak Falsafi,
RAMP Breakout Reports Krste Asanovic, Derek Chiou, James Hoe, Christos Kozyrakis, Mark Oskin, Chuck Thacker, John Wawrzynek 1/11/2007 (Composed by Greg.
Ramp august 2008 retreat Xilinx RAMP donations Kees Vissers Paul Hartke Xilinx Research.
RAMP BLUE: Double-Floating Point Coprocessor Mitch Harwell David Tylman.
UC Berkeley 1 Time dilation in RAMP Zhangxi Tan and David Patterson Computer Science Division UC Berkeley.
RAMP 1 RAMP Tutorial and Workshop, ISCA 2007 Wrap-up Release Schedule More information – RAMP website:
1/10/07Winter RAMP Retreat1 Research Accelerator for Multiple Processors Welcome to Winter Retreat, 2007! John Wawrzynek Computer Science Division UC Berkeley.
1 Dr. Frederica Darema Senior Science and Technology Advisor NSF Future Parallel Computing Systems – what to remember from the past RAMP Workshop FCRC.
Announcements Class is cancelled on Monday 11/22 The final exam will be take-home, two-three questions, optional for those who want to boost their mid-
Research Accelerator for Multiple Processors
1 A Community Vision for a Shared Experimental Parallel HW/SW Platform Dave Patterson, Pardee Professor of Comp. Science, UC Berkeley President, Association.
1004INT Information Systems Week 11 Databases as Business Tools.
1 RAMP Tutorial Introduction/Overview Krste Asanovic UC Berkeley RAMP Tutorial, ASPLOS, Seattle, WA March 2, 2008.
Climate Machine Update David Donofrio RAMP Retreat 8/20/2008.
Murali Vijayaraghavan MIT Computer Science and Artificial Intelligence Laboratory RAMP Retreat, UC Berkeley, January 11, 2007 A Shared.
1 Some things we think we learned & the road ahead The RAMPants (as prepared by Mark Oskin) But first, let us thank you for the invaluable feedback you.
SECTION 1: INTRODUCTION TO SIMICS Scott Beamer CS152 - Spring 2009.
1 “Embedded” RAMP Workshop 8/23/06 bee2.eecs.berkeley.edu/wiki/embedded.
1 RAMP Breakout 1 Question 3 What are the standard distribution target machines? In what form should they be distributed? or What kind of infrastructure.
JAVAPOSTM Java for POS Devices
Introduction to Computer Architecture SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING SUMMER 2015 RAMYAR SAEEDI.
Efficient Hardware dependant Software (HdS) Generation using SW Development Platforms Frédéric ROUSSEAU CASTNESS‘07 Computer Architectures and Software.
Configuration Management Process and Environment MACS Review 1 February 5th, 2010 Roland Moser PR a-RMO, February 5 th, 2010 R. Moser 1 R. Gutleber.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Environmental Satellite Product and Distribution System (ESPDS) GOES-R Access Subsystem (GAS) John Linn ESPDS System Engineering 7 October 2009.
1 Berkeley RAD Lab Technical Overview Armando Fox, Randy Katz, Michael Jordan, Dave Patterson, Scott Shenker, Ion Stoica March 2006.
EGI-InSPIRE RI EGI-InSPIRE EGI-InSPIRE RI Future support of EGI services Tiziana Ferrari/EGI.eu Future support of EGI.
RAMPing Down Chuck Thacker Microsoft Research August 2010.
Resource Management Working Group SSS Quarterly Meeting November 28, 2001 Dallas, Tx.
1 RAMP Jan’08 Raksha & Atlas: Prototyping & Emulation at Stanford Christos Kozyrakis work done by S. Wee, N. Njoroge, M. Dalton, H. Kannan Computer Systems.
April 2000Dr Milan Simic1 Network Operating Systems Windows NT.
1 RAMP Infrastructure Status Daniel Burke 19 Aug 08.
CRISP & SKA WP19 Status. Overview Staffing SKA Preconstruction phase Tiered Data Delivery Infrastructure Prototype deployment.
Lecture 01: Welcome Computer Architecture! Kai Bu
Introducing collaboration members – Korea University (KU) ALICE TPC online tracking algorithm on a GPU Computing Platforms – GPU Computing Platforms Joohyung.
© 2006 DTP PMC; made available under the EPL v1.0 | July 12, 2006 | DTP Enablement Project Creation Review Creation Review: Eclipse Data Tools Platform.
The GriPhyN Planning Process All-Hands Meeting ISI 15 October 2001.
Information Architecture WG: Report of the Spring 2004 Meeting May 13, 2004 Dan Crichton, NASA/JPL.
Lab 2 Parallel processing using NIOS II processors
1 Retreat (Advance) John Wawrzynek UC Berkeley January 15, 2009.
UClinux console (HyperTerminal) Memec V2MB1000 prototyping board running uClinux on embedded Xilinx® MicroBlaze™ processor Development system with Xilinx.
Toward GSI Community Code Louisa Nance, Ming Hu, Hui Shao, Laurie Carson, Hans Huang.
Von Neumann Computers Article Authors: Rudolf Eigenman & David Lilja
Virtualized Execution Realizing Network Infrastructures Enhancing Reliability Application Communities PI Meeting Arlington, VA July 10, 2007.
Silberschatz, Galvin and Gagne ©2011 Operating System Concepts Essentials – 8 th Edition Chapter 2: The Linux System Part 1.
MND review. Main directions of work  Development and support of the Experiment Dashboard Applications - Data management monitoring - Job processing monitoring.
Recen progress R93088 李清新. Recent status – about hardware design Finishing the EPXA10 JPEG2000 project. Due to the DPRAM problem can’t be solved by me,
Monica Gloudemans Ekaterina Schwartz Gloudemans/Schwartz ACS 560 CMAP.
3/12/07CS Visit Days1 A Sea Change in Processor Design Uniprocessor SpecInt Performance: From Hennessy and Patterson, Computer Architecture: A Quantitative.
EGI-InSPIRE RI EGI-InSPIRE EGI-InSPIRE RI UMD Roadmap Steven Newhouse 14/09/2010.
Lecture 01: Welcome Computer Architecture! Kai Bu
Andrew Putnam University of Washington RAMP Retreat January 17, 2008
Derek Chiou The University of Texas at Austin
Section 1: Introduction to Simics
Combining Simulators and FPGAs “An Out-of-Body Experience”
Chapter 2: System Structures
Instructor: Dr. Phillip Jones
Computer Evolution and Performance
DSDP - Target Management
Presentation transcript:

1 Jan 07 RAMP PI Report: Plans until next Retreat & Beyond Krste Asanovíc (MIT), Derek Chiou (Texas), James Hoe(CMU), Christos Kozyrakis (Stanford), Shih-Lien Lu (Intel), Mark Oskin (Washington), David Patterson (Berkeley, CO-PI), and John Wawrzynek (Berkeley-PI)

2 Executive Summary RAMP component “API” RAMP-White Demonstration Student Community Team-Building RDL’ization Project (aka RAMP Bootcamp) FCRC Tutorial Plan

3 RAMP Component “API” Position: RAMP’s goal is to provide infrastructure to explore interesting architectures PI’s and students will define an initial set of useful baseline components (specifically their interfaces) Plan  Use RDL as component interface spec language  Derek derive first draft from current RAMP-White  2-day meeting to refine and finalize proposal?  Share component development---rely on each other to complete the whole picture  Setup SVN repository for versioning and archiving  (Question: include reference software models?)

4 RAMP-White Position: RAMP-White demos how to build a system in RAMP, not what to build RAMP-white will use RDL’ized components  Shared-memory MP of Leon cores  Each student will contribute a piece of the finished puzzle  Accurate target time dilation/clock cycle accounting RAMP-white leverages co-simulation technology  simulated I/O subsystem (RDL’ized Simics)  Simics user/control interface E.g., Simics interface to BEE2 boards running 64 Leons; speed of 64 parallel 50 MHz computers with Simics multiprocessor UI (breakpoints, visualization, …)

5 RAMP Student Community Position: RAMP students working together on one project Plan:  Precede future RAMP retreats with separate student-only retreats  Have regular (bi-weekly?) phone conference for design reviews and to coordinate progress  Participate in a RAMP RDL’ization Project bootcamp ASAP (see next slide)

6 RDL’ization Project Position: RAMP-White will use RDL RDL’ization project by RAMP students  A fun-filled 1-week get away at locale TBD  Start with working components from Leon3/GRLIB  Finish with a working RDL’ized Leon3 system  (Get the MP version to work?) Outcomes:  Get to know RDL  Get to know each other  Useful RDL’ized components  Jump start RAMP-White

7 FCRC Tutorial at CS Olympics Announcement (not available) to generate interest in both architecture & programming communities  Thacker talks about M/S plans for making & using RAMP Showcase RAMP’s unique capabilities  Scalability to large MP systems (512 CPU Blue)  Working experimental designs (128 CPU Red T.M.)  DIFT Security testimonial? (HW reduce kernel 40X to 500 LOC  prove kernel correct ) Announce future release plans (boards & gateware) Participants hands on use of RAMP systems 1/2 day Participants get to take home  Xilinx XUP-II board and EDK  A CD of example RAMP systems to build and run on XUP-II  (Question: How to distribute RAMP-Blue Microblaze?)