Verification of Parameterized Timed Systems Parosh Aziz Abdulla Uppsala University Johann Deneux Pritha Mahata Aletta Nylen.

Slides:



Advertisements
Similar presentations
Siddharth Srivastava, Shlomo Zilberstein, Neil Immerman University of Massachusetts Amherst Hector Geffner Universitat Pompeu Fabra.
Advertisements

Tree Regular Model Checking P. Abdulla, B. Jonsson, P. Mahata and J. d’Orso Uppsala University.
CSE 486/586, Spring 2012 CSE 486/586 Distributed Systems Consensus Steve Ko Computer Sciences and Engineering University at Buffalo.
Equivalence of Extended Symbolic Finite Transducers Presented By: Loris D’Antoni Joint work with: Margus Veanes.
Temporal Logic and the NuSMV Model Checker CS 680 Formal Methods Jeremy Johnson.
1 Regression-Verification Benny Godlin Ofer Strichman Technion.
UPPAAL Introduction Chien-Liang Chen.
Hybrid System Verification Synchronous Workshop 2003 A New Verification Algorithm for Planar Differential Inclusions Gordon Pace University of Malta December.
Hybrid Systems Presented by: Arnab De Anand S. An Intuitive Introduction to Hybrid Systems Discrete program with an analog environment. What does it mean?
Timed Automata.
Keeping a Crowd Safe On the Complexity of Parameterized Verification Javier Esparza Technical University of Munich.
Parosh Aziz Abdulla Pritha Mahata Aletta Nyl é n Uppsala University Downward Closed Language Generators.
From Monotonic Transition Systems to Monotonic Games Parosh Aziz Abdulla Uppsala University.
Forward Analysis of Depth-Bounded Processes Thomas Wies Damien Zufferey Tom Henzinger In FoSSaCS’10.
Robustness and Implementability of Timed Automata Martin De Wulf Laurent Doyen Nicolas Markey Jean-François Raskin Centre Fédéré en Vérification FORMATS-FTRTFT.
On the Dynamics of PB Systems with Volatile Membranes Giorgio Delzanno* and Laurent Van Begin** * Università di Genova, Italy ** Universitè Libre de Bruxelles,
PARTIAL-COHERENCE ABSTRACTIONS FOR RELAXED MEMORY MODELS Presented by Michael Kuperstein, Technion Joint work with Martin Vechev, IBM Research and Eran.
Hybrid Approach to Model-Checking of Timed Automata DAT4 Project Proposal Supervisor: Alexandre David.
August Moscow meeting1August Moscow meeting1August Moscow meeting11 Deductive tools in insertion modeling verification A.Letichevsky.
Regular Model Checking Parosh Aziz Abdulla Uppsala University Cooperation with B. Jonsson, M. Nilsson, J. d’Orso.
Review of topics Final exam : -May 2nd to May 7 th - Projects due on May 7th.
1 Simulator-Model Checker for Reactive Real-Time Abstract State Machines Anatol Slissenko University Paris 12 Pavel Vasilyev University Paris 12 University.
SAT and Model Checking. Bounded Model Checking (BMC) A.I. Planning problems: can we reach a desired state in k steps? Verification of safety properties:
CIS 540 Principles of Embedded Computation Spring Instructor: Rajeev Alur
Model Checking Lecture 5. Outline 1 Specifications: logic vs. automata, linear vs. branching, safety vs. liveness 2 Graph algorithms for model checking.
Discrete Abstractions of Hybrid Systems Rajeev Alur, Thomas A. Henzinger, Gerardo Lafferriere and George J. Pappas.
EECE Hybrid and Embedded Systems: Computation T. John Koo, Ph.D. Institute for Software Integrated Systems Department of Electrical Engineering and.
Review of “Embedded Software” by E.A. Lee Katherine Barrow Vladimir Jakobac.
Reachability Analysis for Some Models of Infinite-State Transition Systems Oscar H. Ibarra, Tevfik Bultan, and Jianwen Su Department of Computer Science.
Verification and Controller Synthesis for Timed Automata : the tool KRONOS Stavros Trypakis.
Scheduling Using Timed Automata Borzoo Bonakdarpour Wednesday, April 13, 2005 Selected Topics in Algorithms and Complexity (CSE960)
EECE Hybrid and Embedded Systems: Computation
Sanjit A. Seshia and Randal E. Bryant Computer Science Department
Approximate Abstraction for Verification of Continuous and Hybrid Systems Antoine Girard Guest lecture ESE601: Hybrid Systems 03/22/2006
ESE601: Hybrid Systems Introduction to verification Spring 2006.
CS 267: Automated Verification Lecture 13: Bounded Model Checking Instructor: Tevfik Bultan.
Model Checking Lecture 5. Outline 1 Specifications: logic vs. automata, linear vs. branching, safety vs. liveness 2 Graph algorithms for model checking.
Approximation Metrics for Discrete and Continuous Systems Antoine Girard and George J. Pappas VERIMAG Workshop.
Regular Model Checking Ahmed Bouajjani,Benget Jonsson, Marcus Nillson and Tayssir Touili Moran Ben Tulila
Timed Use Case Maps Jameleddine Hassine Concordia University, Montreal, Canada URN Meeting, Ottawa, January 16-18, 2008.
Slide #3-1 Chapter 3: Foundational Results Overview Harrison-Ruzzo-Ullman result –Corollaries.
Lecture 81 Regional Automaton CS 5270 Lecture 8. Lecture 82 What We Need to Do Problem: –We need to analyze the timed behavior of a TTS. –The timed behavior.
19 Aug 2002EXPRESS On the Expressive Power of Temporal Concurrent Constraint Programming Languages Mogens Nielsen, BRICS Catuscia Palamidessi, INRIA.
Dana Nau: Lecture slides for Automated Planning Licensed under the Creative Commons Attribution-NonCommercial-ShareAlike License:
VERIFICATION OF PARAMETERIZED SYSTEMS MONOTONIC ABSTRACTION IN PARAMETERIZED SYSTEMS NAVNEETA NAVEEN PATHAK Parosh Aziz Abdullah, Giorgio Delzanno, Ahmed.
Dana Nau: Lecture slides for Automated Planning Licensed under the Creative Commons Attribution-NonCommercial-ShareAlike License:
Shinya Umeno Nancy Lynch’s Group CSAIL, MIT TDS seminar September 18 th, 2009 Machine-Assisted Parameter Synthesis of the Biphase Mark Protocol Using Event.
Parosh Aziz Abdulla 1, Mohamed Faouzi Atig 1, Zeinab Ganjei 2, Ahmed Rezine 2 and Yunyun Zhu 1 1. Uppsala University, Sweden 2. Linköping University, Sweden.
Model Checking Lecture 1. Model checking, narrowly interpreted: Decision procedures for checking if a given Kripke structure is a model for a given formula.
Toward Unbounded Model Checking for Region Automata Fang Yu, Bow-Yaw Wang Institute of Information Science Academia Sinica, Taiwan.
Bounded Model Checking A. Biere, A. Cimatti, E. Clarke, Y. Zhu, Symbolic Model Checking without BDDs, TACAS’99 Presented by Daniel Choi Provable Software.
MAT 2720 Discrete Mathematics Section 3.3 Relations
1 Numeric Abstract Domains Mooly Sagiv Tel Aviv University Adapted from Antoine Mine.
FORMAL LANGUAGES, AUTOMATA, AND COMPUTABILITY * Read chapter 4 of the book for next time * Lecture9x.ppt.
Lecture 9: Query Complexity Tuesday, January 30, 2001.
Communicating Timed Automata Pavel Krčál Wang Yi Uppsala University [CAV’06]
CIS 540 Principles of Embedded Computation Spring Instructor: Rajeev Alur
The Time-abstracting Bisimulation Equivalence  on TA states: Preserve discrete state changes. Abstract exact time delays. s1s2 s3  a s4  a 11 s1s2.
Spring 2017 Program Analysis and Verification
Opeoluwa Matthews, Jesse Bingham, Daniel Sorin
Review for the Midterm Exam
Arithmetic Constraints and Automata
Modeling Mutual Exclusion Algorithms
ECE/CS 584: Verification of Embedded Computing Systems
Widening Automata.
Robustness and Implementability of Timed Automata
Abstraction, Verification & Refinement
Instructor: Aaron Roth
Introduction to verification
ECE 667 Synthesis and Verification of Digital Systems
Presentation transcript:

Verification of Parameterized Timed Systems Parosh Aziz Abdulla Uppsala University Johann Deneux Pritha Mahata Aletta Nylen

Outline Parameterized Timed Systems Syntactic and Semantic Variants with one clock with several clocks discrete time domain Safety Properties

Parameterized System of Timed Processes – (Timed Networks) Timed Process: x:=0 x<5 Parameterized System:

Single Clock Timed Networks - TN(1) Timed Process: x:=0 x<5 (single clock) Parameterized System:

Challenge: arbitrary rather than fixed size x=0x<1x>1 x:=0 Fischer’s Protocol Timed Process: critical section Parameterized Network: arbitrary size

Single Clock Timed Networks - TN(1) State = Configuration Timed Process: x:=0 x<5 (single clock) Parameterized System:

Initial Configurations Single Clock Timed Networks - TN(1) Timed Process: x:=0 x<5 (single clock) Parameterized System:

Timed Transitions 0.5

x<5 x:= Discrete Transitions

Unbounded number of clocks Cannot be modeled as timed automata TN(1) :

Unbounded number of clocks Cannot be modeled as timed automata TN(1) : How to check Safety Properties ?

configurations equivalent if they agree (up to cmax) on:  colours  integral parts of clock values  ordering on fractional parts Equivalence on Configurations

configurations equivalent if they agree (up to cmax) on:  colours  integral parts of clock values  ordering on fractional parts Equivalence on Configurations

configurations equivalent if they agree (up to cmax) on:  colours  integral parts of clock values  ordering on fractional parts Equivalence on Configurations

Ordering on Configurations c 1 c 2 iff c 3 :  c 1 c 3  c 3 c 2 <

Ordering on Configurations c 1 c 2 iff c 3 :  c 1 c 3  c 3 c 2 <

mutual exclusion: Bad States : # processes in critical section > 1 Safety Properties x=0x<1x>1 x:=0 section critical

mutual exclusion: Bad States : # processes in critical section > 1 Ideal = Upward closed set of configurations Safety Properties x=0x<1x>1 x:=0 critical section

Ideal = Upward closed set of configurations Safety = reachability of ideals mutual exclusion: Bad States : # processes in critical section > 1 Safety Properties x=0x<1x>1 x:=0 critical section

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre

Properties of -- Monotonicity c1c1 c3c3 c2c2

c1c1 c3c3 c2c2 c4c4

c1c1 c3c3 c2c2 c4c4 c5c5

c1c1 c3c3 c2c2 c4c4 c5c5 c6c6

c1c1 c3c3 c2c2 c4c4 c5c5 c6c6

Monotonicity ideals closed under computing Pre

I Monotonicity ideals closed under computing Pre

I Monotonicity ideals closed under computing Pre

I Monotonicity ideals closed under computing Pre

IPre(I) Monotonicity ideals closed under computing Pre

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre Ideals

Existential Zones x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x 3

Existential Zones x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x

Existential Zones minimal requirement x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x

Existential Zones Existential Zone Ideal minimal requirement x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x

Existential Zones – Computing Pre x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x 3

Existential Zones – Computing Pre x1x1 x2x2 x4x4 1 x 2 - x 1 x5x5 2 x 5 4 x 4 x1x1 x2x2 x3x3 1 x 2 - x 1 2 x 2 - x 3 4 x 2 x

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre Existential Zones

Termination Existential Zones BQO (and therefore WQO)

Termination Existential Zones BQO (and therefore WQO) Theorem: Safety properties can be decided for TN(1)

Multi-Clock Timed Networks – TN(K) Timed Process: x:=0 x<5 Parameterized Network: Configuration (two clocks) y> x y

Timed Transitions x y x y

y<5x>4 x:=0 Discrete Transitions x y x y

x1x1 y1y1 1 y 2 - x 1 2 x 2 - y 1 x2x2 y2y2 x i and y i belong to the same process

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre Existential Zones

x 1 < x 2 < x 3 < x 4 y 1 = x 2 y 2 = x 3 y 3 = x 4 x1x1 y1y1 x2x2 y2y2 x3x3 y3y3 y 4 = x 1 y1y1 x1x1 y2y2 x2x2 x3x3 y3y3 x3x3 y3y3 x4x4 y4y4 Termination no longer guaranteed !!

x1x1 y1y1 y 1 = x 2 x2x2 y2y2 y 2 = x 1 x 1 < x 2 x1x1 x2x2 y1y1 y2y2 Termination no longer guaranteed !!

x1x1 y1y1 y 1 = x 2 x2x2 y2y2 y 2 = x 1 x 1 < x 2 x 1 < x 2 < x 3 y 1 = x 2 y 2 = x 3 y 3 = x 1 x1x1 y1y1 x2x2 y2y2 x3x3 y3y3 x1x1 x2x2 y1y1 y2y2 y1y1 x1x1 y2y2 x2x2 x3x3 y3y3 Termination no longer guaranteed !!

x 1 < x 2 < x 3 y 1 = x 2 y 2 = x 3 y 3 = x 1 x1x1 y1y1 x2x2 y2y2 x3x3 y3y3 x 1 < x 2 < x 3 < x 4 y 1 = x 2 y 2 = x 3 y 3 = x 4 x1x1 y1y1 x2x2 y2y2 x3x3 y3y3 y 4 = x 1 y1y1 x1x1 y2y2 x2x2 x3x3 y3y3 x3x3 y3y3 x4x4 y4y4 Termination no longer guaranteed !! y1y1 x1x1 y2y2 x2x2 x3x3 y3y3

Termination no longer guaranteed !!

Simulation of 2-counter machine by TN(2) Timed processes: One models control state Some model c 1 Some model c 2 The rest are idle c 1 ++ c 2 =0?c 2 -- M: Encoding of configurations in M:

Simulation of 2-counter machine c 1 ++ c 2 =0?c 2 -- M: Encoding of c 1 : # c 1 =3 left end right end

Simulating a Decrement c 1 -- q1q1 q2q2 x=1 y=1 x:=0 q1q1 q2q2 idle 0<x y:=

Simulating a Decrement c 1 -- q1q1 q2q2 x=1 y=1 x:=0 q1q1 q2q2 idle 0<x y:=

Simulating a Decrement c 1 -- q1q1 q2q2 x=1 y=1 x:=0 q1q1 q2q2 idle 0<x y:=

Simulating a Decrement c 1 -- q1q1 q2q2 x=1 y=1 x:=0 q1q1 q2q2 idle 0<x y:=

Simulating a Decrement c 1 -- q1q1 q2q2 x=1 y=1 x:=0 q1q1 q2q2 idle 0<x y:=

Simulating Zero Testing c 1 =0? q1q1 q2q2 x>0 y=1 x:=0 q1q1 q2q2 x=1 y:=

Theorem: Checking Safety properties undecidable for TN(2)

Discrete Timed Networks - DTN(K) State = Configuration Clocks interpreted over the discrete time domain Timed Transitions

cmax = * # processes having:  same state  clock value (up to cmax) Exact Abstraction

x=0 x:=0 x= * Discrete Transitions

0 1 2* Timed Transitions

0 1 2* Symbolic Representation minimal element

Checking Safety Properties: Backward Reachability Analysis bad statesinitial states Pre Minimal elements

Theorem: Checking Safety properties decidable for DTN(K)

Implementation

TPN - Parameterized Fischer 2 seconds

Lynch-Shavit’s Protocol

Parameterized Network: arbitrary size

TPN- Parameterized Lynch-Shavit 25 minutes

Syntactic Variants  Open timed networks: strict clock constraints  Closed timed networks: non-strict clock constraints undecidable decidable Semantic Variants  Robust timed networks: semantically strict clock constraints undecidable

Summary TN(1) : decidable TN(2) : undecidable DTN(K) : decidable TN(2) open : undecidable TN(K) closed : decidable TN(2) robust : undecidable

Future work  Acceleration and Widening  Forward Analysis  Price Timed Networks  Stochastic Variants