CS 61C: Great Ideas in Computer Architecture Case Studies: Server and Cellphone microprocessors Instructors: Krste Asanovic, Randy H. Katz

Slides:



Advertisements
Similar presentations
Computer Organization and Architecture
Advertisements

Computer architecture
Instructor: Tor Aamodt
CS252 Graduate Computer Architecture Spring 2014 Lecture 9: VLIW Architectures Krste Asanovic
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
Lecture 2-Berkeley RISC Penghui Zhang Guanming Wang Hang Zhang.
The Evolution of RISC A Three Party Rivalry By Jenny Mitchell CS147 Fall 2003 Dr. Lee.
April 27, 2010CS152, Spring 2010 CS 152 Computer Architecture and Engineering Lecture 23: Putting it all together: Intel Nehalem Krste Asanovic Electrical.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Putting it all together: Intel Nehalem Steve Ko Computer Sciences and Engineering University.
RISC vs CISC CS 3339 Lecture 3.2 Apan Qasem Texas State University Spring 2015 Some slides adopted from Milo Martin at UPenn.
CSE378 ISA evolution1 Evolution of ISA’s ISA’s have changed over computer “generations”. A traditional way to look at ISA complexity encompasses: –Number.
Embedded Systems Programming
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.
COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.
CS 152 Computer Architecture and Engineering Lecture 15 - Advanced Superscalars Krste Asanovic Electrical Engineering and Computer Sciences University.
©UCB CS 162 Computer Architecture Lecture 1 Instructor: L.N. Bhuyan
March 9, 2011CS152, Spring 2011 CS 152 Computer Architecture and Engineering Lecture 12 - Advanced Out-of-Order Superscalars Krste Asanovic Electrical.
Chapter 2.2 Machine Language.
Computer Organization and Assembly language
Cisc Complex Instruction Set Computing By Christopher Wong 1.
CS 152 Computer Architecture and Engineering Lecture 23: Putting it all together: Intel Nehalem Krste Asanovic Electrical Engineering and Computer Sciences.
Microarchitecture of Superscalars (4) Decoding Dezső Sima Fall 2007 (Ver. 2.0)  Dezső Sima, 2007.
RISC vs. CISC By Chiam D Cook Cs 147 spring 08. CISC Complex Instruction Set Computer –Large number of complex instructions –Low level –Facilitate the.
Microprocessors SUBTITLE Team 3: David Meadows David Foster Sichao Ni Khareem Gordon.
Computer performance.
The Pentium Processor.
The Pentium Processor Chapter 3 S. Dandamudi.
1 4.2 MARIE This is the MARIE architecture shown graphically.
INTRODUCTION Crusoe processor is 128 bit microprocessor which is build for mobile computing devices where low power consumption is required. Crusoe processor.
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
1 Computer Architecture Research Overview Rajeev Balasubramonian School of Computing, University of Utah
University of Washington Roadmap 1 car *c = malloc(sizeof(car)); c->miles = 100; c->gals = 17; float mpg = get_mpg(c); free(c); Car c = new Car(); c.setMiles(100);
CBP 2009Comp 3014 The Nature of Computing 1 Choices in Designing an ISA Uniformity. Should each instruction –Be the same length (in bits or bytes?) –Take.
1 Latest Generations of Multi Core Processors
Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.
Lecture 7: 9/17/2002CS149D Fall CS149D Elements of Computer Science Ayman Abdel-Hamid Department of Computer Science Old Dominion University Lecture.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /08/2013 Lecture 10: MIPS Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE CENTRAL STATE.
EEL5708/Bölöni Lec 8.1 9/19/03 September, 2003 Lotzi Bölöni Fall 2003 EEL 5708 High Performance Computer Architecture Lecture 5 Intel 80x86.
ISA's, Compilers, and Assembly
How does ARM architecture differ from x86?
Lecture # 10 Processors Microcomputer Processors.
1 x86 Programming Model Microprocessor Computer Architectures Lab Components of any Computer System Control – logic that controls fetching/execution of.
New-School Machine Structures Parallel Requests Assigned to computer e.g., Search “Katz” Parallel Threads Assigned to core e.g., Lookup, Ads Parallel Instructions.
CECS 347 Microprocessors and Controllers II Chapter 1 - An Overview of Computing Systems Instructor: Eric Hernandez.
CC410: System Programming Dr. Manal Helal – Fall 2014 – Lecture 3.
Hardware Architecture
Computer Architecture & Operations I
Computer Architecture & Operations I
Topics to be covered Instruction Execution Characteristics
Visit for more Learning Resources
William Stallings Computer Organization and Architecture 8th Edition
Roadmap C: Java: Assembly language: OS: Machine code: Computer system:
Choices in Designing an ISA
Guide to Operating Systems, 5th Edition
INTRODUCTION TO MICROPROCESSORS
Chapter 14 Instruction Level Parallelism and Superscalar Processors
INTRODUCTION TO MICROPROCESSORS
عمارة الحاسب.
Instructors: Randy H. Katz David A. Patterson
Tiny Computers, Hidden Control
Lecture 2 Microprocessor Overview
1.1 The Characteristics of Contemporary Processors, Input, Output and Storage Devices Types of Processors.
Microarchitecture of Superscalars (4) Decoding
Evolution of ISA’s ISA’s have changed over computer “generations”.
Introduction to Microprocessor Programming
Evolution of ISA’s ISA’s have changed over computer “generations”.
Evolution of ISA’s ISA’s have changed over computer “generations”.
CS 152 Computer Architecture and Engineering CS252 Graduate Computer Architecture Lecture 16 – RISC-V Vectors Krste Asanovic Electrical Engineering and.
Evolution of ISA’s ISA’s have changed over computer “generations”.
Presentation transcript:

CS 61C: Great Ideas in Computer Architecture Case Studies: Server and Cellphone microprocessors Instructors: Krste Asanovic, Randy H. Katz 1Fall Lecture #38

Today: Intel Haswell and smartphone/tablet processors This material is not on final exam! Intended for you to see modern day computer architectures. Fall Lecture #382

3 Intel Haswell Core Not yet in production, the next core after Ivy Bridge! Acknowledgements: Slides include material from Intel and David Kanter at Real World Technologies – Recommend site realworldtech.com for reading about new microprocessor architectures

Fall Lecture #384

5 FinFETs are a Berkeley EECS innovation!

Fall Lecture #386

How to run x86 code fast? x86 architecture evolved from 16-bit microprocessor designed for CISC microcoded implementation – 8086 introduced in 1978 (34 years old!) – Only older widely used ISA is IBM 360 architecture family introduced in 1964 (48 years old!) Typical instruction: Reg = Reg op M[Reg] – Two-address format – Register-memory operations – Few general-purpose registers (8 initially, 16 in 64-bit extension) Many complex instructions with repeat prefixes – String move in one instruction Variable-length instructions up to 16 bytes long Added one instruction/week over lifetime!! 7

Convert CISC to RISC Dynamically! Translate complex x86 instructions into RISC-like micro- operations (µops) during instruction decode – e.g., “R  R op Mem” translates into – load T1, Mem # Load from Mem into temp reg – R  R op T1# Operate using value in temp Execute µops using speculative out-of-order superscalar engine with register renaming – Both architectural and temporary registers are renamed from same pool Reconstruct whole x86 instructions during commit process to report exceptions precisely µop translation introduced in Pentium Pro family architecture (P6 family) in 1995, used in all subsequent x86 out-of-order processors

Haswell Front-End [Kanter] Fall Lecture #389

Haswell Rename/Reorder [Kanter] Fall Lecture #3810

Haswell Execution [Kanter] Fall Lecture #3811 ALU Memory

Fall Lecture #3812

Fall Lecture #3813

Fall Lecture #3814

Fall Lecture #3815

Fall Lecture #3816

Fall Lecture #3817

Fall Lecture #3818

Administrivia Final review session with TAs – Wednesday December 5 – 12:00pm-3:00pm – 1 Pimentel Fall Lecture #3819

Smartphone Processors Many companies and parts but some common features: – ARM ISA for application processors – Lots of dedicated accelerator blocks, especially image processors for cameras and GPUs for graphics – Only ~2W max power dissipation! Fall Lecture #3820

NVIDIA Tegra 3 Used in Nexus 7 and many other phones, tablets, and Audi cars… Fall Lecture #3821

Tegra 3 Block Diagram Fall Lecture #3822

Tegra3 “4plus1” operation Fall Lecture #3823

ARM Cortex A9 Fall Lecture #3824

Qualcomm Snapdragon MSM8960 Fall Lecture #3825

Apple A6 and A6X (32nm) Fall Lecture #3826 [Chipworks.com, 2012]

Apple A6X Fall Lecture #3827 [chipworks.com] In iPad GFLOPS Peak!

Summary Continual rapid change in architecture – Mobile and server processors include large and increasing number of processors on single chip – More specialized processors common – New architectural concepts (transactional memory) Covered basic ideas behind architectures in CS61C, but to learn more take CS152 Fall Lecture #3828