Processing Data by Blocks

Slides:



Advertisements
Similar presentations
DCSP-13 Jianfeng Feng Department of Computer Science Warwick Univ., UK
Advertisements

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
Distributed Arithmetic
Time plan and deadlines Week Introduction lectures - Start lab: Intro to Simulink. (About 20 hours of work) - Electronic quizzes in webct - Choose.
Multistage Implementation Problem: There are cases in which the filter requirements call for a digital filter of high complexity, in terms of number of.
SIMULATION OF 2-DOF HELICOPTER RESULTS Maryam Alizadeh June 29 th
3. Digital Implementation of Mo/Demodulators
IERG 4100 Wireless Communications
Design and Implementation of a Software-Based GPS Receiver Anthony J. Corbin Dr. In Soo Ahn Friday, June 19, 2015.
Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.
Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.
20 October 2003WASPAA New Paltz, NY1 Implementation of real time partitioned convolution on a DSP board Enrico Armelloni, Christian Giottoli, Angelo.
Sequence A list of objects arranged in a particular order.
1 Software Testing and Quality Assurance Lecture 35 – Software Quality Assurance.
Simulink ® From Simulink® 7 Getting Started Guide.
Application of Digital Signal Processing in Computed tomography (CT)
© 2003 Xilinx, Inc. All Rights Reserved Multi-rate Systems.
Lecture 4: Sampling [2] XILIANG LUO 2014/10. Periodic Sampling  A continuous time signal is sampled periodically to obtain a discrete- time signal as:
Packet and Circuit Switching
Oppenheimer Technologies Rick King Jonathan Creekmore.
4. Multirate Systems and their Applications. We compute here … and throw away most of them here!!!! Inefficient Implementation of Downsampling.
Chapter-4/5-1CS331- Fakhry Khellah Term 081 Chapter 4 (Only 4.2 – 4.3) Digital Transmission.
Implementation of OFDM Transmitter based on the IEEE d Standard Presented by: Altamash Janjua, Umar Chohan Supervisors: Dr. Brian L. Evans and Mr.
Computer Graphics Lecture 04 Fasih ur Rehman. Last Class Overview of Graphics Systems – Display Devices Colors and colored displays Raster displays and.
1 BIEN425 – Lecture 8 By the end of the lecture, you should be able to: –Compute cross- /auto-correlation using matrix multiplication –Compute cross- /auto-correlation.
Acoustic Noise Cancellation
EE359 – Lecture 18 Outline Review of Last Lecture Multicarrier Modulation Overlapping Substreams OFDM FFT Implementation OFDM Design Issues.
EE359 – Lecture 19 Outline Review of Last Lecture OFDM FFT Implementation OFDM Design Issues Introduction to Spread Spectrum ISI and Interference Rejection.
The inner receiver structure applied to OFDM system Advisor: Yung-an kao Student: Chian Young.
This material exempt per Department of Commerce license exception TSU Multi-rate Systems.
Professor A G Constantinides 1 Interpolation & Decimation Sampling period T, at the output Interpolation by m: Let the OUTPUT be [i.e. Samples exist at.
Implementation of OFDM Transmitter based on the IEEE d Standard Presented by: Altamash Janjua Group Partner: Umar Chohan Supervisors: Dr. Brian L.
Lecture 6: DFT XILIANG LUO 2014/10. Periodic Sequence  Discrete Fourier Series For a sequence with period N, we only need N DFS coefs.
Characterization Presentation Characterization Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by:
LIST OF EXPERIMENTS USING TMS320C5X Study of various addressing modes of DSP using simple programming examples Sampling of input signal and display Implementation.
MPSK on OFDM system program Speaker: 沈遠博 1. OUTLINE 1.OFDM system theory. 2.MPSK system simulink. 3.OFDM system simulink. 4.Results comparison. 5.Conclusion.
Lecture 7: Intro to Computer Graphics. Remember…… DIGITAL - Digital means discrete. DIGITAL - Digital means discrete. Digital representation is comprised.
Channel Spectral Characteristics Some Polyphase Filter Options.
0 - 1 © 2007 Texas Instruments Inc, Content developed in partnership with Tel-Aviv University From MATLAB ® and Simulink ® to Real Time with TI DSPs Spectrum.
CS 471 Final Project 2d Advection/Wave Equation Using Fourier Methods December 10, 2003 Jose L. Rodriguez
Baseband Implementation of an OFDM System for 60GHz Radios: From Concept to Silicon Jing Zhang University of Toronto.
Unit 1 Lecture 4.
Fast Fourier Transform (FFT) Problem: we need an efficient way to compute the DFT. The answer is the FFT. Consider a data sequence and its DFT: We can.
A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.
High Performance Flexible DSP Infrastructure Based on MPI and VSIPL 7th Annual Workshop on High Performance Embedded Computing MIT Lincoln Laboratory
Musical Sculpture A Final Project Block Diagram Presentation by: Clare Davis, Chen Li, & Austyn Hill.
Single carrier  Multicarrier  OFDM Single Carrier - ISI, Receiver complexity  ISI, Bit rate limitation Multi-carrier - Negligible ISI, Approximately.
Lecture Overview Shift Register Buffering Direct Memory Access.
4 BIT ADC BIT STREAM THE SOUND IS MEASURED (SAMPLED) AT REGULAR INTERVALS AND GIVEN A VALUE FROM 0 TO 15. THIS BINARY VALUE IS SENT TO A PARALLEL TO SERIAL.
IBM - CVUT Student Research Projects Implementation of microphone arrays on Cell Broadband Engine Josef Urban Antonin Kadlec
Energy Consumption Perspective on Coded Cooperative Systems Liwen Yu and Andrej Stefanov.
EE359 – Lecture 18 Outline Announcements last HW posted, due Thurs 12/4 at 5pm (no late HWs) Last regular class lecture, Monday 12/1, 9:30-10:45 (as usual)
Introduction to OFDM and Cyclic prefix
بسم الله الرحمن الرحيم Digital Signal Processing Lecture 14 FFT-Radix-2 Decimation in Frequency And Radix -4 Algorithm University of Khartoum Department.
Serial Communications
Embedded Systems Design
Simulink Basics Reijo Vuohelainen
High Level Synthesis Overview
Multi Carrier Modulation and Channelizers
Physics-based simulation for visual computing applications
IV. Convolutional Codes
Submission Title: [Robust Ranging Algorithm for UWB radio]
Бази от данни и СУБД Основни понятия инж. Ангел Ст. Ангелов.
1-D DISCRETE COSINE TRANSFORM DCT
Submission Title: [Robust Ranging Algorithm for UWB radio]
Optimal Combining of STBC and Spatial Multiplexing for MIMO-OFDM
Submission Title: [Robust Ranging Algorithm for UWB radio]
Low Complexity, High throughput wireless architecture
Comm Final Project Proposal a Physical Layer
What is this course about?
Presentation transcript:

Processing Data by Blocks In most efficient implementations we process data by blocks, rather than one sample at a time. Real Time simulation and design software such as Simulink are designed to take advantages of block processing for two purposes: efficient computations, thus faster simulations; efficient design.

“Sample Based” and “Frame Based” Signals time They are MN distinct signals arranged in a matrix Particular Case: is like M distinct signals

“Sample Based” and “Frame Based” Signals They are N distinct signals, each one represented as a sequence of frames of length M Particular Case: one signal as a sequence of frames of length M

Convert “to Sample” and “to Frame” Example: y0= Frame based y1= Sample based y2=y0= Frame based

Serial to Parallel (Buffer)

Serial to Parallel in Simulink Serial to Parallel is implemented by the “Buffer” Simulink block in Signal Processing Blcokset > Signal Management > Buffers: S/P Sample based Frame based

Example of Downsampling

Parallel to Serial (Unbuffer or Interlacer)

Parallel to Serial in Simulink Parallel to Serial is implemented by the “UnBuffer” Simulink block in Signal Processing Blcokset > Signal Management > Buffers: P/S Frame based Sample based

Example of Upsampling

Simulink Implementation N channel to N channel IFFT: Frame Sample Sample Sample based Sample based

M channel Parallel to Serial with Unbuffer:

Everything sample based Simulink Implementation N channel to N channel FFT: Everything sample based

M channel Serial to Parallel with Buffer: