FEMAS Development - Progress

Slides:



Advertisements
Similar presentations
OFDM Transmission over Wideband Channel
Advertisements

Usage of the memoQ web service API by LSP – a case study
th Avenue, Suite 200 Honolulu, HI (808) Software Services Systems Oceanic Imaging Consultants, Inc. Professional.
Modeling Electrical Systems With EMTP-RV
MP IP Strategy public Stateye Training (Getting Started) Please enable author’s notes for a textual description of the slides. A audio file.
1 PIANO+ OTONES WP3 SIGNAL PROCESSING ALGORITHMS.
(Semi) symbolic computer analysis of continuous-time and switched linear systems Dalibor Biolek, Dept. of Microelectronics, FEEC Brno University of Technology,
Experiment 17 A Differentiator Circuit
Software Defined Radio Testbed Team may11-18 Members: Alex Dolan, Mohammad Khan, Ahmet Unsal Adviser: Dr. Aditya Ramamoorthy.
MP IP Strategy Stateye-GUI Provided by Edotronik Munich, May 05, 2006.
PSPICE Tutorial. Introduction SPICE (Simulation Program for Integrated Circuits Emphasis) is a general purpose analog circuit simulator that is used to.
Introduction to SPICE. History  SPICE stands for Simulation Program with Integrated Circuit Emphasis  In 1960 ECAP was developed by a team of IBM programmers.
AMI 4622 Digital Signal Processing
Dr. Holbert Dr. Holbert April 23, 2008
Two main requirements: 1. Implementation Inspection policies (scheduling algorithms) that will extand the current AutoSched software : Taking to account.
Design of a Control Workstation for Controller Algorithm Testing Aaron Mahaffey Dave Tastsides Dr. Dempsey.
10 March Setup Users. 10 March Setup Users Window Allows you to perform several user tasks –Enroll users –Enable/disable users –Set user access.
A Differentiator Circuit.  All of the diagrams use a uA741 op amp. ◦ You are to construct your circuits using an LM 356 op amp.  There is a statement.
Experiment 17 A Differentiator Circuit
Numerical algorithms for power system protection Prof. dr. sc. Ante Marušić, doc. dr. sc. Juraj Havelka University of Zagreb Faculty of Electrical Engineering.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
CS 360 Lecture 3.  The software process is a structured set of activities required to develop a software system.  Fundamental Assumption:  Good software.
Software Project Planning Defining the Project Writing the Software Specification Planning the Development Stages Testing the Software.
1 TEISS Case Project Introduction Melinda Ronca-Battista and Angelique Luedeker ITEP/TAMS Center.
IBIS-ATM Oct. 2012, Slide 1 Mid-Channel Redriver AMI Model and Simulation Mahbubul Bari, Maxim Integrated Fangyi Rao, Agilent Technologies Inc.
Unit-V DSP APPLICATIONS. UNIT V -SYLLABUS DSP APPLICATIONS Multirate signal processing: Decimation Interpolation Sampling rate conversion by a rational.
Topics Covered Phase 1: Preliminary investigation Phase 1: Preliminary investigation Phase 2: Feasibility Study Phase 2: Feasibility Study Phase 3: System.
Chapter 11 Amplifiers: Specifications and External Characteristics.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
BOĞAZİÇİ UNIVERSITY DEPARTMENT OF MANAGEMENT INFORMATION SYSTEMS MATLAB AS A DATA MINING ENVIRONMENT.
Automatic Control Theory School of Automation NWPU Teaching Group of Automatic Control Theory.
Series and Parallel ac Circuits.
Simulink  ? 1 Simulink  ( Simu lation and Link ) is an extension of Matlab Offers modeling, simulation, and analysis of dynamical systems; i.e., a system.
Software Development Process CS 360 Lecture 3. Software Process The software process is a structured set of activities required to develop a software.
Project Planning Defining the project Software specification Development stages Software testing.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Week 4: Experiment 24 Using Nodal or Mesh Analysis to Solve AC Circuits with an addition of Equivalent Impedance.
Active-HDL Server Farm Course 11. All materials updated on: September 30, 2004 Outline 1.Introduction 2.Advantages 3.Requirements 4.Installation 5.Architecture.
Lecture 09b Finite Impulse Response (FIR) Filters
XP Creating Web Pages with Microsoft Office
TI Information – Selective Disclosure 1 TLK10xxx High Speed SerDes Overview Communications Interface High Performance Analog.
Technology training (Session 6)
Introduction to LTspice IV
Digital transmission over a fading channel
EEE4176 Applications of Digital Signal Processing
Equalization in a wideband TDMA system
Matlab as a Development Environment for FPGA Design
Oceanic Imaging Consultants, Inc.
OptiSystem-MATLAB data interchange model and features
MMSE Optimal Design: The Least Squares method
z Transform Signal and System Analysis
TLK10xxx High Speed SerDes Overview
Chapter 11 Amplifiers: Specifications and External Characteristics
Chapter 3 – Combinational Logic Design
Chapter 6 Discrete-Time System
Analysis models and design models
Week 4: Experiment 24 Using Nodal or Mesh Analysis to Solve AC Circuits with an addition of Equivalent Impedance.
M. Kezunovic (P.I.) S. S. Luo D. Ristanovic Texas A&M University
FEMAS Development - Progress
FEMAS Development - Progress
FEMAS Development - Progress
FEMAS Development - Progress
FEMAS Development - Progress
FEMAS Development - Progress
FEMAS Development - Progress
Missouri University of Science and Technology
FEMAS Development - Progress
Multichannel Link Path Analysis
FEMAS Development - Progress
Presentation transcript:

FEMAS Development - Progress FEMAS Development Team December 04, 2012

Working Plan Task Description Status Estimated Time 2D Cross. Sect. Analys. Testing Database for 2D cross. sectional analysis testing Done 06/12/2012 2D Cross. Sect. Analys. Testing Matrix Matrix description for 2D cross sectional tests Released New Version Released 0.5.142 Version of FEMAS 06/05/2012 Long-Term Plan Including known problems/features and input received during EMC consortium License file License file - not only in program file 05/28/2012 2D Cross Sect. Task In 2D cross sect. analysis will be added possibility to correct RLGC data because of “roughness effect” Export/Load Plot to/from File Will be added possibility to save/load plot data and settings into/from the file 2

Working Plan Task Description Status Estimated Time Delay Problem Implemented new algorithm, which makes impulse response “Physically causal” Done 05/21/2012 Circuits Circuit block in LPA 2D Cross. Sect – Task 2D cross sect. analysis was transformed from tool to task Pre-emphasis filter testing Will be compared matlab and FEMAS results 06/26/2012 Documentation Developers level: descript. of funct. Users level: Users manual 07/10/2012 Description of algorithms 07/24/2012 3

Working Plan Task Description Status Estimated Time S-parameters Analysis Technical specification - Updated Done 07/10/2012 LPA Testing Database for Link Path Analysis Testing Implement help system User’s manual will be converted in html format and added in FEMAS help Smoothing filter Change Wp and Ws parameters from rad/sample to frequency Hz Changes according to Matteo’s suggestions Default values, Pre-emphasis taps, Move blocks in schematic matrix, arrange names of channels alphabetically 4

Working Plan Task Description Status Estimated Time Change Linear Interpolation Method We need to interpolate magnitude and phase instead of real and imaginary parts Done 07/24/2012 Modify pre-emphasis filter Implement pre-emphasis filter with any number of pre and post taps Units Add units everywhere it is possible: Sources - VHigh, VLow, rise/fall time, bitrate, delay, also in eye diagram Student License Limited functionality for students Smoothing Filter Testing Test smoothing filter and created test report Update User’s Manual and Functionalities Users manual and functionalities where updated according changes made during this two week 5

Working Plan Task Description Status Time Student License Modified Custom geometry for 2D Cross Section Analysis is allowed – restriction is 3 traces Done 07/31/2012 Smoothing Filter Add option to choose smoothing method: Butterworth/Chebyshev Jitter Analysis for Input Signal Added: Random Jitter, Duty Cycle Distortion and Periodic Jitter to the Source Waveform Fixed bug in AC simulation New Release Will be created new 0.5.143 version 6

Working Plan Task Description Status Time Added Possibility to Calculate All Tasks in the Project Added button “Calculate All” in LPA projects Done 08/14/2012 Signal Analyzer Added new tool “Signal Analyzer” Improved LPA Performance Added possibility to begin or finish channel with 1 port s-parameters block Testing of jitter injection Tao has tasted jitter injection for input waveform Tested Conversion from Time to Frequency Domain Compared matlab fft FEMAS Conversion tool and Analytically calculated results for Gaussian, Step, … signals 08/21/2012 Added Validation Check in LPA Will be calculated recommended frequency range for s-parameters and checked if Added Filter: Inter-Symbol Interference (in GUI) 7

Working Plan Task Description Time Custom geometry It will be possible to create custom geometry from GUI Done 08/28/2012 T and P Network sequence In circuit models will be added possibility to define sequence of parallel and sequential T and P networks – Technical Specification Tx Equalization – De-emphasis Tx Equalization now consists Pre-emphasis and De-emphasis 8

Working Plan Task Description Time Custom geometry Added – Triangle, Trapezoid, Circle and Ellipse Done 09/04/2012 Prepared Environment for DLLs FIR Equalization Functionality for De-emphasis, Pre-emphasis and FFE equalization is done FFE Optimization Functionality for FFE optimization is done DFE Equalization Functionality for DFE equalization is done 9

Working Plan Task Description Time Parallel and series of circuit elements Add possibility to define Parallel and series of circuit element Done 09/11/2012 Mutual inductance Integrate possibility in FEMAS to use mutual inductance Improvement in custom geometry Added possibility to remove regions from custom geometry Custom geometry - Description images Added description images in GUI for custom geometry 09/18/2012 Tested different cases Change Student License Activation License issues will be updated according to new specification Description of functions in Equalization.dll Created documentation for Equalization: Description of functions and used algorithms (Only CTLE optimization left) 10

Working Plan Task Description Time FEMAS interface for equalization Prepare FEMAS interface for equalization Done 10/02/2012 Description of functions in Equalization.dll Added CTLE optimization 09/25/2012 Equalization.dll CTLE optimization was added Test Equalization Preliminary testing for all functionalities is done. Integrate Equalization Integrate equalization into FEMAS GUI 10/16/2012 11

Working Plan Task Description Time Tx equalization with gain Added calculation of tx equalization using gain Done 10/23/2012 Mathematical operations with equalized waveforms Added mathematical operations with equalized waveforms for terminations Post processing Rx equalization Added possibility to calculate best coefficients and equalize signal without channel calculation Frequency depended complex impedance Added frequency depended complex impedance for sources and terminations Updated documentation All documentation was updated Created New release 12

Task Description Time Export Debye Model Corrected export debye model format 10/30/2012 Load training signal from source Added possibility to load training signal for ffe and dfe optimization from source Add CTLE block between s-p blocks CTLE block can be used everywhere in the channel De-embedding tools was added Separate tool for de-embedding of s-parameters was added 12/04/2012 S-parameters.dll Was created S-parameters dll and implemented with GUI 13

Area for loading s-parameters De-embedding Toolbar for managing s-parameters De-embedded s-parameters will be loaded here Area for loading s-parameters Cascaded s-parameters Missing block location

Load s-parameter files into De-Embedding Tool

De-embedding Selected s-parameters will be loaded into “input blocks” section It will be possible also to import blocks from LPA task

Operations with s-parameters block list De-Embedding Operations with s-parameters block list Add additional blocks in the list Remove blocks from the list (allowed multiple selection) Export selected block into file Navigation: Move Up Navigation: Move Down Clear the list

De-Embedding Define cascaded s-parameters

De-Embedding Define location for de-embedded s-parameters

It is possible to export result block into file De-Embedding Calculate de-embedded s-parameters block and export It is possible to export result block into file

De-Embedding S-parameters simulation was done for two blocks Cascaded block

De-Embedding Two tests where done Right de-embedding Left de-embedding

De-Embedding Results

sparameters.dll DLL Concept femas_sparameters.dll Passivity check Passivity enforce Cascading Left de-embading Right de-embading Causality???

Causality Number of points 285 and 287

Causality

Causality Number of points for both cases 199: The small changes for input gives huge difference in results – instability issue

Causality It is necessary to rewrite code for causality – Different algorithms must be used for numerical calculations: Lagrange interpolation Huge number Huge number Separate calculation of numerator and denumerator is unstable Stable calculation Minimum one week is needed

Extrapolation Extrapolated transfer function Original Extrapolated

Extrapolation Channel Response before and after Time correction + extrapolation

Task Description Time AMI source models Try Different Filters In Progress Try Different Filters Use Hamming Window and Rational Function to extrapolate transfer function, when we have not enough frequencies Create DLLs for all FEMAS functionalities Jitter decomposition De-Embedding 31

Task Description Time Differential Sources and probes S-parameters & Channel Analyzer Impedance Matrix Geometry for 2D Cross Sect. Analysis HSpice and PSpice formats in circuit 32