Paper discussed in class: A. Kalavade, E

Slides:

Advertisements

Similar presentations

Profiles Construction Eclipse ECESIS Project Construction of Complex UML Profiles UPM ETSI Telecomunicación Ciudad Universitaria s/n Madrid 28040,

Advertisements

© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.

Hardware/ Software Partitioning 2011 年 12 月 09 日 Peter Marwedel TU Dortmund, Informatik 12 Germany Graphics: © Alexandra Nolte, Gesine Marwedel, 2003 These.

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

HARDWARE SOFTWARE PARTITIONING AND CO-DESIGN PRINCIPLES MADHUMITA RAMESH BABU SUDHI PROCH 1/37.

Embedded Software Optimization for MP3 Decoder Implemented on RISC Core Yingbiao Yao, Qingdong Yao, Peng Liu, Zhibin Xiao Zhejiang University Information.

Core-based SoCs Testing Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping University Julien Pouget Embedded Systems Laboratory (ESLAB) Linköping.

CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.

Mahapatra-Texas A&M-Spring'021 More on Partitioning Extended Partitioning for Embedded (Signal processing) Applications.

Design of Embedded Systems Task partitioning between hardware and software Hardware design and integration Software development System integration.

Chapter 1 Embedded And Real-Time System Department of Computer Science Hsu Hao Chen Professor Hsung-Pin Chang.

SBSE Course 4. Overview: Design Translate requirements into a representation of software Focuses on –Data structures –Architecture –Interfaces –Algorithmic.

Technology Integration What is Technology Integration? “The goal of integrating technology into the curriculum is to link software, media, and technology.

Methodology in Research Md Yazid Mohd Saman Date: 01-Sep-15.

Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.

Project Title (as descriptive as possible) Group Members CPE495 Group ??? Computer Engineering Design I Electrical and Computer Engineering The University.

High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.

High Performance Embedded Computing © 2007 Elsevier Chapter 7, part 2: Hardware/Software Co-Design High Performance Embedded Computing Wayne Wolf.

CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.

6. Application mapping 6.1 Problem definition

6. A PPLICATION MAPPING 6.3 HW/SW partitioning 6.4 Mapping to heterogeneous multi-processors 1 6. Application mapping (part 2)

High Performance Embedded Computing © 2007 Elsevier Chapter 7, part 3: Hardware/Software Co-Design High Performance Embedded Computing Wayne Wolf.

Design Report – Fall Semester. Title Page List name of project and team number List date List team members, advisor, sponsor Team logos.

Vehicular Networking and Traffic Congestion System Using GPS

Virtual Machines Noam Rinetzky Schreiber 123A Semester A. Tuesday, 14:00-16:00. Ornstein 110.

Low-Power Wireless Video System Advisor: Professor Alex Doboli Students: Christian Austin Artur Kasperek Edward Safo.

Physically Aware HW/SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration Sudarshan Banarjee, Elaheh Bozorgzadeh, Nikil.

Graphical editor for the Metropolis meta-model Jiagen Ding and Hongjing Zou Fall 2001.

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: P. Eles, Z. Peng, K. Kuchcinski,

Resource Optimization for Publisher/Subscriber-based Avionics Systems Institute for Software Integrated Systems Vanderbilt University Nashville, Tennessee.

Multi-cellular paradigm The molecular level can support self- replication (and self- repair). But we also need cells that can be designed to fit the specific.

Lecture 24: Surface Representation

Presented by: Shahab Helmi Spring 2016

System-on-Chip Design

System Design, Implementation and Review

I.T. For Society Colloquium 2017

TITLE What should be in Objective, Method and Significant

Review for Final, Fall 2010 Close book, Close notes

Title of Proposal Objective Research Impact Illustrative Figure

EEL 6686: Embedded Systems Seminar

Enriching SDL Specifications with MSCs

Programmable HPC Network Fabrics for Adaptive Computing

Welcome Final Year Project Oral Presentation

Constructive Cost Model

Model-Driven Analysis Frameworks for Embedded Systems

CSC 578 Neural Networks and Deep Learning

File service architecture

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: H. Singh, M.-H. Lee, G. Lu,

An Introduction to Software Engineering

Paper discussed in class: H. Zhang, V. Prabhu, V. George, M. Wan, M

Extreme Values of Functions

Sanjoy Baruah The University of North Carolina at Chapel Hill

Paper discussed in class: D. Verkest, K. Van Rompay, I. Bolsens, H

Introduction To software engineering

Unit 2. Day 7..

Embedded System Development Lecture 1 1/10/2007

Sylnovie Merchant, Ph.D. MIS 161 Spring 2005

Paper by D.L Parnas And D.P.Siewiorek Prepared by Xi Chen May 16,2003

Caches: AAT, 3C’s model of misses Prof. Eric Rotenberg

Phase 1 of Project Design

CPSC-608 Database Systems

Extreme Values of Functions

System Assurance Checklists

What fraction is this and why do you think that?

NetPerL Seminar Hardware/Software Co-Design

Integrated Hardware-Software Co-Synthesis and High-Level Synthesis for Design of Embedded Systems under Power and Latency Constraints Alex Doboli VLSI.

CS 6640 Sample Presentation

IST 511 Information Management: Information and Technology

Paper discussed in class: M. Chiodo, P. Giusto, A. Jurecska, H

Paper discussed in class: S. Hauck, T. Fry, M. Hosler, J

Presentation transcript:

ESE 566: Hardware/Software Co-Design of Embedded Systems Fall 2005 Instructor: Dr. Alex Doboli. Paper discussed in class: A. Kalavade, E. Lee, “The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling, and Implementation-bin Selection”.

Brief description of the paper content Briefly, present the topic of the paper. What novel ideas does the paper bring? What is the design methodology management framework?

Paper topic What kind of design aspect is especially important in the methodology? How is partitioning defined in this methodology? Why is partitioning difficult?

Paper topic What are the Pareto optimal points? Why are they important for design? How would you find the Pareto optimal point for a real design? How would you generalize the method if n performance constraints are considered? What is binary partitioning? What is extended partitioning? How would you extend the work considering the embedded architectures discussed in class?

Embedded design problem What are the requirements for the embedded system to be designed? What other issues would you add to the embedded system description?

System partitioning How is binary partitioning defined? How is extended partitioning defined?

Binary partitioning Discuss the Global Criticality/Local Phase algorithm? (list scheduling, how is GCLP overcoming the limitation of list scheduling?, global criticality, locality – extremity, repeller, normal nodes, algorithm in Figure 4)

Binary partitioning Discuss GC using Figure 5. What are extremities? Extremity measures. What are repellers? Repelling measure.

Binary partitioning What is a hardware extremity? What is a software extremity? Discuss the algorithm calculating extremity measure.

Binary partitioning Discuss the computing of repeller measures. How are repellers used in modifying the threshold value for GC? Discuss the description of Obj1 and Obj2.

Extended partitioning What is an implementation bin? How are implementation bins found in the extended partitioning method? What is the bin fraction attribute? What is the bin fraction curve? What is bin sensitivity?

Extended partitioning How are bins selected?