Setup for EVM Provide 8MHz 12dBm to CLK_IN SMA.

Slides:



Advertisements
Similar presentations
Analog-to-Digital Converter (ADC) And
Advertisements

Digital Thermostat and Data Logger Brandon Wagner and David Southwick.
Analog Basics Workshop RFI/EMI Rejection
MB Page1Mihai Banu, July 2002 WCR #7 Nyquist rate ADC Main design motivation: Low Power Features: Pipeline arquitecture. Two interleaved ADCs with shared.
Analog to Digital Conversion
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
Pattern Generator Versatile Measuring Equipment Bit to bit customized signals, PRBS, PWM, specifics,... Digital Pulse Delay Generator 16 outputs TTL,
DSP Based Equalization for 40-Gbps Fiber Optic Communication Shahriar Shahramian.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
In this PPT, all the materials covered up for the PIC microcontroller set-up would be studied. Preliminary skills: Knowing of basic C grammar and basic.
Namaste Project 3.4 GHz Interference Study Preliminary document - Work in Progress updated The intent of this study is to collect data which may.
High Speed Data Converter University
1 CPC2-CPR2 Assemblies Testing Status Tim Woolliscroft.
DAC5688 EVM testing. DAC5688 EVM Equipments 2x Signal Generator with 1GHz output 1x Spectrum analyzer 3x rail power supply with 1.8V, 3.3V, and 5V 4x.
G-bit ORx Sensitivity Measurement General Function Block Diagram. ORx Adapter-Board Design. Test Results. ORx 1.25Gbps, 2.5Gbps -9dBm, -12dBm,
Tests of STO IF Components S. Weinreb April 15, 2009 Two 1-2 GHz IF amplifier plates and one 5 GHz converter plate for the Texas test flight have been.
CSE 171 Lab 11 Digital Voltmeter.
Group: CCM Project 2.5. EMERSON Emerson is a diversified global manufacturing company.  Provides innovative solutions to customers in the following areas:
V f λ.
EE140 Final Project Members: Jason Su Roberto Bandeira Wenpeng Wang.
Embedded RF Applications/Systems
Setup for automated measurements (parametrization) of ASD2 chip
Quiz: Determining a SAR ADC’s Linear Range when using Operational Amplifiers TIPL 4101 TI Precision Labs – ADCs Created by Art Kay.
The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.
ADS54J66EVM Test with TSW14J10EVM and ZC706
TDR Measurement of MCP Anode
Analog Comparator An analog comparator is available on pins PE2(AIN0), PE3(AIN1) The comparator operates like any other comparator. -when (+) exceeds (-)
TSW30SH84 Single Tone.
THS5671EVM Test with TSW1400EVM
ADS54J20EVM Test with TSW14J10EVM and ZC706
EMC Lab presentation.
TSW30SH84 EVM+ TSW1400 “TSW30SH84 EVM”
KC705, TSW14J10EVM & ADC34J44EVM.
DAC38J84 EVM Quick Start Guide
DAC38J84 EVM Quick Start Guide
ADC32RF45EVM Test with TSW14J10EVM and ZC706
ADC12J4000, TSW14J10, VC707 Testing.
Model Functions Input x 6 = Output Input x 3 = Output
ADC32RF45 with KCU105 Internal Clock GHz.
Crossover Distortion Hands-on Experiment TIPL 4101-L TI Precision Labs – ADCs Hello and welcome to the TI Precision labs hands-on experiment on crossover.
Programming Your Radio
DAC3282 Setup.
ADC32RF45EVM Test with TSW14J10EVM and ZC706
CSE 171 Lab 11 Digital Voltmeter.
DAC38J84 EVM LMK04828 Dual Nested 0 Delay PLL Setting
ADC32RF45 Testing.
TSW30SH84EVM Changing Data Rate with GUI
DAC3484 Test.
HOW TO CREATE A CLASS Steps:
ADC12J4000 testing with KC705 Oct, 2014.
ADS54J60EVM, TSW14J10EVM and KC705 Test
TSW54J60 and ADS54J60 Test.
DAC38J84 EVM Quick Start Guide
DAC38RF82 Test.
ADC12J4000, TSW14J10, VC707 Dec 10x.
DAC3482 Test.
DAC3482 Internal Clock Operation
TSW3070 ARB WAVEFORM GENERATION
ADS54J66 Test.
ADC12DJ3200 Testing.
DAC38J82 EVM Quick Start Guide
Synchronous Digital Design Methodology and Guidelines
DAC37J82EVM, TSW14J10EVM, KC705.
ADC12DJ3200 Testing with KCU105 (JMODE0)
DAC38RF84 Test.
Murata 300 kHz sensors 5 cm apart
Interpretation of Drawings
ADC12J4000, TSW14J10, KC105, Dec 4x.
Synchronous Digital Design Methodology and Guidelines
ADS54J60 Test.
Presentation transcript:

Setup for EVM Provide 8MHz clock @ 12dBm to CLK_IN SMA. Provide 4MHz tone @ 800mV to J6. Provide 5VDC to J10 and return to J12. Turn on power supply. Supply should draw about 0.6A with the clock running. In the ADC GUI, enable the “Digital Function Enable”. Enable “Low Speed Mode”. Enable both CHA and CHB Low Speed Mode”. Set data format to “Offset Bin”. The GUI shall look as shown in next slide.

Setup for ADS4229EVM

Set ADC Output Data Rate = 8M, Set capture mode to “Codes” Below is a capture with input at 4MHz @ 800mV.

Set ADC Output Data Rate = 8M, Set capture mode to “Codes” Below is a capture with input at 500KHz @ 800mV.