1.4.2 [5] <1.4> What is the global CPI for each implementation?

Slides:



Advertisements
Similar presentations
CDA 3101 Discussion Section 08 Performance
Advertisements

CMSC 611: Advanced Computer Architecture Performance Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted.
CDA 3101 Fall 2010 Discussion Section 08 CPU Performance
Computer Organization Lab 1 Soufiane berouel. Formulas to Remember CPU Time = CPU Clock Cycles x Clock Cycle Time CPU Clock Cycles = Instruction Count.
Lecture Objectives: 1)List the 5 classical components of a computer and show their relationships graphically. 2)Define instruction set architecture. 3)Define.
Final Project : Pipelined Microprocessor Joseph Kim.
Performance of Cache Memory
Performance What differences do we see in performance? Almost all computers operate correctly (within reason) Most computers implement useful operations.
Understanding Performance Metrics of Processors Bina Ramamurthy Chapter 1.
Performance Evaluation of Architectures Vittorio Zaccaria.
Computer Organization and Architecture 18 th March, 2008.
CSCE 212 Chapter 4: Assessing and Understanding Performance Instructor: Jason D. Bakos.
CSCE 212 Quiz 4 – 2/16/11 *Assume computes take 1 clock cycle, loads and stores take 10 cycles and branches take 4 cycles and that they are running on.
Performance D. A. Patterson and J. L. Hennessey, Computer Organization & Design: The Hardware Software Interface, Morgan Kauffman, second edition 1998.
Assessing and Understanding Performance B. Ramamurthy Chapter 4.
Computer Architecture Lecture 2 Instruction Set Principles.
Lecture 16: Basic CPU Design
Fall 2001CS 4471 Chapter 2: Performance CS 447 Jason Bakos.
Lecture 3: Computer Performance
Memory: PerformanceCSCE430/830 Memory Hierarchy: Performance CSCE430/830 Computer Architecture Lecturer: Prof. Hong Jiang Courtesy of Yifeng Zhu (U. Maine)
Chapter 1 Section 1.4 Dr. Iyad F. Jafar Evaluating Performance.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Operation Frequency No. of Clock cycles ALU ops % 1 Loads 25% 2
CDA 3101 Fall 2013 Introduction to Computer Organization Computer Performance 28 August 2013.
10/19/2015Erkay Savas1 Performance Computer Architecture – CS401 Erkay Savas Sabanci University.
Performance David Monismith Jan. 16, 2015 Based on notes from Dr. Bill Siever and from the Patterson and Hennessy Text.
Performance.
CDA 3101 Discussion Section 09 CPU Performance. Question 1 Suppose you wish to run a program P with 7.5 * 10 9 instructions on a 5GHz machine with a CPI.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Computer Performance Computer Engineering Department.
Ch4a- 2 EE/CS/CPE Computer Organization  Seattle Pacific University Performance What differences do we see in performance? Almost all computers.
CPU Performance using Different Parameters CS 250: Andrei D. Coronel, MS,CEH,PhD Cand.
TEST 1 – Tuesday March 3 Lectures 1 - 8, Ch 1,2 HW Due Feb 24 –1.4.1 p.60 –1.4.4 p.60 –1.4.6 p.60 –1.5.2 p –1.5.4 p.61 –1.5.5 p.61.
4. Performance 4.1 Introduction 4.2 CPU Performance and Its Factors
Lecture 5: 9/10/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Chapter 4. Measure, Report, and Summarize Make intelligent choices See through the marketing hype Understanding underlying organizational aspects Why.
Hewlett-Packard PA-RISC Bit Processors: History, Features, and Architecture Presented By: Adam Gray Christie Kummers Joshua Madagan.
Performance Computer Organization II 1 Computer Science Dept Va Tech January 2009 © McQuain & Ribbens Defining Performance Which airplane has.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Computer Performance. Hard Drive - HDD Stores your files, programs, and information. If it gets full, you can’t save any more. Measured in bytes (KB,
Computer Architecture CSE 3322 Web Site crystal.uta.edu/~jpatters/cse3322 Send to Pramod Kumar, with the names and s.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and from the Patterson and Hennessy Text.
Additional Examples CSE420/598, Fall 2008.
Performance. Moore's Law Moore's Law Related Curves.
Two notions of performance
Compilers can have a profound impact on the performance of an application on given a processor. This problem will explore the impact compilers have on.
CSCI206 - Computer Organization & Programming
Computer Architecture & Operations I
How do we evaluate computer architectures?
Exercise – Given information in the following table:
Defining Performance Which airplane has the best performance?
Computer Architecture & Operations I
CSCE 212 Chapter 4: Assessing and Understanding Performance
Computer Architecture CSCE 350
CSCI206 - Computer Organization & Programming
CS170 Computer Organization and Architecture I
Set-Associative Cache
CMSC 611: Advanced Computer Architecture
Central Processing Unit
Solutions Chapter 1.
If a DRAM has 512 rows and its refresh time is 9ms, what should be the frequency of row refresh operation on the average?
COMS 361 Computer Organization
Performance of computer systems
Morgan Kaufmann Publishers Computer Performance
Performance Cycle time of a computer CPU speed speed = 1 / cycle time
CMSC 611: Advanced Computer Architecture
Parameters that affect it How to improve it and by how much
Problem: Consider the following two SRC code segments for implementing multiplication. Find which one is more efficient in terms of instruction count and.
Performance.
Presentation transcript:

1.4.2 [5] <1.4> What is the global CPI for each implementation? Consider two different implementations of the same instruction set architecture. There are four classes of instructions, A, B, C, and D. The clock rate and CPI of each implementation are given in the following table. 1.4.1 [10] <1.4> Given a program with 106 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? 1.4.2 [5] <1.4> What is the global CPI for each implementation? 1.4.3 [5] <1.4> Find the clock cycles required in both cases. Processor Clock Rate CPI (class A) CPI (class B) CPI (class C) CPI (class D) P1 2.5 GHz 1 2 3 P2 3 GHz

Class A (10% of 106 instr.): 105 instr. Solution 1.4.1 Class A (10% of 106 instr.): 105 instr. Class B (20% of 106 instr.): 2 × 105 instr. Class C(50% of 106 instr.): 5 × 105 instr. Class D(20% of 106 instr.): 2 × 105 instr. CPU-Time = AƩD(ICi x CPIi) x Clock Cycle Time = (IC x CPI)/Clock Rate Used for: 1. CPU-Time(P1) = (105 + 2 × 105 × 2 + 5 × 105 × 3 + 2 × 105 × 3)/(2.5 × 109) = 10.4 × 10−4 s CPU-Time(P2) = (105 × 2 + 2 × 105 × 2 + 5 × 105 × 2 + 2 × 105 × 2)/(3 × 109) = 6.66 × 10−4 s Return

Global CPI = (CPU-Time x Clock Rate)/IC Therefore: Solution 1.4.2 Global CPI = (CPU-Time x Clock Rate)/IC Therefore: CPI (P1) = 10.4 × 10−4 × 2.5 × 109/106 = 2.6 CPI (P2) = 6.66 × 10−4 × 3 × 109/106 = 2.0 Return

Class A (10% of 106 instr.): 105 instr. Solution 1.4.3 Class A (10% of 106 instr.): 105 instr. Class B (20% of 106 instr.): 2 × 105 instr. Class C(50% of 106 instr.): 5 × 105 instr. Class D(20% of 106 instr.): 2 × 105 instr. CPU-Time = AƩD(ICi x CPIi) x Clock Cycle Time  Clock Cycles = (AƩD(ICi x CPIi) Therefore: clock cycles (P1) = 105 × 1 + 2 × 105 × 2 + 5 × 105 × 3 + 2 × 105 × 3 = 26 × 105 clock cycles (P2) = 105 × 2 + 2 × 105 × 2 + 5 × 105 × 2 + 2 × 105 × 2 = 20 × 105 Return