UNIBOARD : VLBI APPLICATION CHARACTERIZATION

Slides:



Advertisements
Similar presentations
SCARIe: Realtime software correlation Nico Kruithof, Damien Marchal.
Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
E-VLBI progress in the South Tasso Tzioumis ATNF, CSIRO September 2006 “Towards e-VLBI”  “e-VLBI”
The CVN Real Time Correlator Zhang Xiuzhong, Chen Zhong Shanghai Astronomical Observatory China 4th e-VLBI Workshop Sydney
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Prototype SKA Technologies at Molonglo: 3. Beamformer and Correlator J.D. Bunton Telecommunications and Industrial Physics, CSIRO. Australia. Correlator.
Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.
Ninth Synthesis Imaging Summer School Socorro, June 15-22, 2004 Cross Correlators Walter Brisken.
Ongoing e-VLBI Developments with K5 VLBI System Hiroshi Takeuchi, Tetsuro Kondo, Yasuhiro Koyama, and Moritaka Kimura Kashima Space Research Center/NICT.
Only Sky is a limit, So lets the real job start S. Pogrebenko, , &
- 1 - A Powerful Dual-mode IP core for a/b Wireless LANs.
Transition Converter " Supply signals from new antennas to old correlator. " Will be discarded or abandoned in place when old correlator is turned off.
Backend electronics for radioastronomy G. Comoretto.
Digital Radio Receiver Amit Mane System Engineer.
New correlator MicroPARSEC Igor Surkis, Vladimir Zimovsky, Violetta Shantyr, Alexey Melnikov Institute of Applied Astronomy Russian Academy of Science.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
Nov 1, 2011 RN - 1 Jet Propulsion Laboratory California Institute of Technology Implementation Issues and Choices for VLBI data Acquisition System in DSN.
VLBA Sensitivity Upgrade Project Status Jon Romney NRAO, Socorro 7 th US VLBI Technical Coordination Meeting Haystack Observatory 2009 November 3–4.
Correlator Growth Path EVLA Advisory Committee Meeting, March 19-20, 2009 Michael P. Rupen Project Scientist for WIDAR.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Casper 2010Marc Torres Part 2: Building blocks for the next generation.
Australian Astronomy MNRF Development of Monolithic Microwave Integrated Circuits (MMIC) ATCA Broadband Backend (CABB)
An FX software correlator for VLBI Adam Deller Swinburne University Australia Telescope National Facility (ATNF)
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
The Correlators ( Spectrometers ) Mopra Induction - May 2005.
N 2 GC for VLBI S.Pogrebenko, JIVE, Dwingeloo, NL, ( , Next Generation Correlators Workshop, Groningen,
Chinese Real Time VLBI Correlator Xiang Ying, Xu Zhijun, Zhu Renjie, Zhang Xiuzhong, Shu Fengchun, Zheng Weimin Shanghai Astronomical Observatory China.
Brent CarlsonEVLA System PDR (Correlator V2) December 4-5, Correlator.
AAVS processing: Uniboard implementation. UNIBOARD Jive led FP7 project UniBoard, high integration density >> processing / m3
A real-time software backend for the GMRT : towards hybrid backends CASPER meeting Capetown 30th September 2009 Collaborators : Jayanta Roy (NCRA) Yashwant.
ATCA GPU Correlator Strawman Design ASTRONOMY AND SPACE SCIENCE Chris Phillips | LBA Lead Scientist 17 November 2015.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
M.P. Rupen, Synthesis Imaging Summer School, 18 June Cross Correlators Michael P. Rupen NRAO/Socorro.
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
UniBoard Progress Meeting, December 2009 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Progress Meeting, December 2009 Contract no
UniBoard Meeting, October 12-13th 2010 Jonathan Hargreaves, JIVE EVN Correlator Design UniBoard Meeting, October th 2010 Contract no
The UniBoard a RadioNet FP7 Joint Research Activity Arpad Szomoru, JIVE.
What is FABRIC? Future Arrays of Broadband Radio-telescopes on Internet Computing Huib Jan van Langevelde, JIVE Dwingeloo.
A Wide-Band VLBI Digital Backend System Alan Whitney Shep Doeleman Brian Fanous Hans Hinteregger Alan Rogers MIT Haystack Observatory 10 Jan 2006 IVS General.
SAGE meeting Socorro, May 22-23, 2007 WIDAR Correlator Overview Michael P. Rupen Project Scientist for WIDAR & Software.
FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.
WIDAR Correlator Options and Potential Craig Walker NRAO Socorro U.S. VLBI Technical Coordination Meeting May 14-15, 2007.
Serial Communications
JIVE UniBoard Correlator External Review
Presenter: Darshika G. Perera Assistant Professor
Backprojection Project Update January 2002
Technical Operations and R&D at JIVE
Digital Down Converter (DDC)
ASKAP High Time Res Capabilities
Mark 5 / VLBA Correlator Topics
RadioNet FP7 Joint Research Activity
Concepts for a Next-Generation VLBA
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
The UniBoard A RadioNet FP7 Joint Research Activity, 9 partners
Signal Processing for Aperture Arrays
EVLA Availability - or - When Can I Use It?
Data Acquisition System for Gamma-Gamma Physics at KLOE
The Development of Broadband VLBI Technologies in SHAO
JIVE UniBoard Correlator (JUC) Firmware
William Stallings Data and Computer Communications
EVLA Correlator New Connectivity Scheme Software Impact Sonja Vrcic
Dr. Clincy Professor of CS
VTP: VDIF Transport Protocol
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
The Uniboard  FPGA Processing for Astronomy
The e-EVN Arpad Szomoru, JIVE.
Project of Direct Sampling Digital Backend for Quasar VLBI-network
Correlator Growth Path
Planetary Radio Interferometry and Doppler Experiment (PRIDE)
Serial Communications
Presentation transcript:

UNIBOARD : VLBI APPLICATION CHARACTERIZATION IN UNIBOARD : VLBI APPLICATION CHARACTERIZATION S.V. Pogrebenko, JIVE, Dwingeloo, NL Presentation at the RadioNet FP7 Uniboard kick-off meeting, Dwingeloo, NL, Feb 26-27 2009 Hosted by What’s there? XILINX? ALTERA? Some prefer it XILINX V-6 OUT

Brief: Uniboard concept was introduced at the end of the last century as the FPGA-based hardware platform common to VLBI, WSRT, SKA pathfinders, and Pulsar research projects. Seemingly, the advances in FPGA technology over the last decade made this idea implementable. VLBI System Architecture approach is based on the “limited bandwidth – all the baselines in a single node” concept, nick-named the Super-FX. Thus it is linearly scalable with bandwidth, allowing to reach the EVN-2015 requirements and beyond. Related applications like Space VLBI and VLBI for Deep Space and Planetary missions are also scoped.

Bandwidth considerations: 512 MHz analog bandwidth per station is currently available with Mark4 DAS, with 2 Gbps recording at some stations. 1 GHz BW recording was demonstrated by Haystack Observatory. 2 x 1 GHz analog bandwidth with 2 bit sampling (2 x 4 Gbps data rate) coming soon: DBBC and Mk5C, feasibility of 8 Gbps data capture was demonstrated at Metsahovi. IVS 2010 feed/receiver system can deliver up to 32 GHz x 2 pols analog bandwidth. Goals for EVN 2015 upgrade are set to 8-16 GHz analog bandwidth, matching that of EVLA. No problem with Uniboard-based VLBI correlator concept to match increasingly widening bandwidth due to its linear scalability over the bandwidth. Increase of the number of stations can be handled by sacrificing the bandwidth. Practical limitations will be based on the benchmark of a single board, as achieved during the current project. Next-gen FPGAs would allow to increase the board performance by factor of 2-8 with respect to current FPGAs one can or afford to order. It’s all based on the ability of station DAS to send the separated frequency bands (channels) to different IP addresses (Mk5C concept). Not a problem of they would not. Though the channelization can be also done locally, with the use of yet another Unibiard as the DBBC, while receiving the continuous BW data from stations.

Basic processing elements and computing power estimates Estimation of the control flow resources is needed Control flow BASELINE PROCESSING Delay generator 6-8 MAC/sample Cmplx Mult 2 MAC/Sample 32 stations with 2 pols will generate 1536 baselines Than will require 192 MAC/sample/station at 64 Msps Or, totaling 0.8 TMAC With requirements of 0.1 s integration and 2 kHz resolution, the output data rate for 1536 BLs, with 16K complex spectral points (32 bit per number) will reach the same 16 Gbps rate as input  There are still some resources left to do a multiple phase centers with reduced data rate Or pulsar binning. Memory bandwidth requirements are huge 32 stations at 64 MHz BW deliver 4 Gsps WOLA 8*(LogN+1) MAC/sample 128 MACs for 32K taps FIFO, Up to 1 s long Fractional bit correction 4 MAC/sample Memory controller Phase generator 6-8 MAC/sample Station based processing: 146 MAC/sample/station 32 stations, 2 pols of 32 MHz BW will require 0.6 TMAC PhaseCal extractor will also add 4 MAC/sample. No clear estimates of how much of logic it’ll take to re-aggregate the packets and control the FIFOs. Logic to stream the packets from multiple stations to FIFOs 2X10G network connection Validity bit is augmented Data rate increases Control flow Memory controller Cmplx Mult 2 MAC/Sample WOLA 8*(LogN+1) MAC/sample 128 MACs for 32K taps 32 stations at 64 MHz BW will require 16 Gbps, at 4 bit sampling that fits into 2 x 10G links FIFO, Up to 1 s long Fractional bit correction 2 MAC/sample Delay generator 6-8 MAC/sample Phase generator 6-8 MAC/sample Delay/Phase generators should be at least parabolic and at least 48 bit long, may be even 64 for VSOP-2 case Basic processing elements and computing power estimates

( a good call for XILINX V-6 ) Optimistically, 32 stations with 64 MHz analog bandwidth require a computing power of 2 V-6 FPGAs You’d never get 100% of FPGA HW-resources and 100% clock speed the same time, Sure bet will be 70% and 70%, or 5 TMAC from 10 TMAC potential of 8 V-6s. So, realistically, 32 stations 128 MHz bandwidth (0.5 Gbps at 2 b/s) in a single board of 8 V-6s. ( a good call for XILINX V-6 ) So the single 8 x V-6 Uniboard could do a job of a current EVN MarkIV correlator 16 Stations @ 1Gbps. To get 4 GHz of analog bandwidth it’ll take 32 boards. 32 Stations, 2 pols with 4 GHz bandwidth each can fin into the EVN MarkIV correlator room. Keeping the power bill at the same level – GO GREEN!, make the boards with green epoxy  Funny enough: it’ll be about the same number of MACs in the system as they currently are in the EVN MarkIV XF correlator. Another advantage of Uniboard with respect to the EVN MarkIV correlator is that the output data set is much better structured, less efforts will be spent on output data handling. Space VLBI (VSOP-2, RadioAstron) implies requirements on the high acceleration of the delay and phase corrections and higher output rates. Space VLBI will not be real time, will require buffering for a day or two. As well as other projects, like those requiring a multi-pass and/or iterative correlation.

Spacecraft VLBI case Basic processing elements Spectrum of the spacecraft signal is, basically, fractal, what’s most interesting to VLBI is concentrated in few tens of kHz spread over 10- 100 of MHz or even more, like simultaneous S and X or X and Ka bands. Exporting the proper narrow band outputs from Filter Banks for further analysis on software platforms will do a job. That’s a SW WOLA spectrum of VEX S/C, phase stopped 1,600,000 points over 8 MHz BW (picture credit: MRO-HUT/TKK , JIVE & ESA) Basic processing elements A small fraction of BW is sent outside Delay generator 6-8 MAC/sample Mult 2 MAC/Sample Data out 100 kHz Data in 32 MHz WOLA 8*(LogN+1) MAC/sample 128 MACs for 32K taps FIFO, Up to 1 s long Fractional bit correction 4 MAC/sample Memory controller Phase generator 6-8 MAC/sample

Thanks ! Questions?