ESE535: Electronic Design Automation

Slides:



Advertisements
Similar presentations
Online Social Networks and Media. Graph partitioning The general problem – Input: a graph G=(V,E) edge (u,v) denotes similarity between u and v weighted.
Advertisements

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 11: March 4, 2008 Placement (Intro, Constructive)
Penn ESE525 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 27, 2008 Partitioning 2 (spectral, network flow, replication)
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 15: March 12, 2007 Interconnect 3: Richness.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 2: January 23, 2008 Covering.
EDA (CS286.5b) Day 5 Partitioning: Intro + KLFM. Today Partitioning –why important –practical attack –variations and issues.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 21: April 15, 2009 Routing 1.
EDA (CS286.5b) Day 6 Partitioning: Spectral + MinCut.
CS294-6 Reconfigurable Computing Day 13 October 6, 1998 Interconnect Partitioning.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 7: February 11, 2008 Static Timing Analysis and Multi-Level Speedup.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
CS294-6 Reconfigurable Computing Day 15 October 13, 1998 LUT Mapping.
Penn ESE525 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 18, 2009 Partitioning 2 (spectral, network flow)
EDA (CS286.5b) Day 19 Covering and Retiming. “Final” Like Assignment #1 –longer –more breadth –focus since assignment #2 –…but ideas are cummulative –open.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 3: January 27, 2008 Clustering (LUT Mapping, Delay) Please work preclass example.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 18, 2009 Static Timing Analysis and Multi-Level Speedup.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2009 Architecture Synthesis (Provisioning, Allocation)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 8: February 13, 2008 Retiming.
Domain decomposition in parallel computing Ashok Srinivasan Florida State University COT 5410 – Spring 2004.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 4: January 28, 2015 Partitioning (Intro, KLFM)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 2: January 26, 2015 Covering Work preclass exercise.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 9: February 14, 2011 Placement (Intro, Constructive)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 24: April 18, 2011 Covering and Retiming.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 18, 2015 Architecture Synthesis (Provisioning, Allocation)
Penn ESE525 Spring DeHon 1 ESE535: Electronic Design Automation Day 6: February 4, 2014 Partitioning 2 (spectral, network flow)
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 20, 2015 Static Timing Analysis and Multi-Level Speedup.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
CALTECH CS137 Spring DeHon 1 CS137: Electronic Design Automation Day 5: April 12, 2004 Covering and Retiming.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 10: February 11, 2002 Partitioning 2 (spectral, network flow, replication)
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 6, 2003 Interconnect 3: Richness.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 10: February 16, 2011 Placement II (Simulated Annealing)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 6: January 30, 2013 Partitioning (Intro, KLFM)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 20: April 4, 2011 Static Timing Analysis and Multi-Level Speedup.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 13, 2013 High Level Synthesis II Dataflow Graph Sharing.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 5: February 2, 2015 Clustering (LUT Mapping, Delay)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 11: February 25, 2015 Placement (Intro, Constructive)
CALTECH CS137 Fall DeHon 1 CS137: Electronic Design Automation Day 2: September 28, 2005 Covering.
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 25: April 17, 2013 Covering and Retiming.
CS137: Electronic Design Automation
CS137: Electronic Design Automation
CS137: Electronic Design Automation
CS137: Electronic Design Automation
CS137: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE534: Computer Organization
ESE534: Computer Organization
ESE535: Electronic Design Automation
EE5780 Advanced VLSI Computer-Aided Design
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
3.3 Network-Centric Community Detection
ESE535: Electronic Design Automation
CS184a: Computer Architecture (Structures and Organization)
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
ESE535: Electronic Design Automation
CS137: Electronic Design Automation
Fast Min-Register Retiming Through Binary Max-Flow
CS137: Electronic Design Automation
Presentation transcript:

ESE535: Electronic Design Automation Day 8: February 8, 2011 Partitioning 2 (spectral, network flow) Penn ESE525 Spring 2011 -- DeHon

Today Alternate views of partitioning Behavioral (C, MATLAB, …) RTL Gate Netlist Layout Masks Arch. Select Schedule FSM assign Two-level, Multilevel opt. Covering Retiming Placement Routing Today Alternate views of partitioning Two things we can solve optimally (but don’t exactly solve our original problem) Techniques Linear Placement w/ squared wire lengths Network flow MinCut (time permit) Penn ESE525 Spring 2011 -- DeHon

Optimization Target Place cells In linear arrangement Wire length between connected cells: distance=Xi - Xj cost is sum of distance squared Pick Xi’s to minimize cost Penn ESE525 Spring 2011 -- DeHon

Why this Target? Minimize sum of squared wire distances Prefer: Area: minimize channel width Delay: minimize critical path length Penn ESE525 Spring 2011 -- DeHon

Why this Target? Our preferred targets are discontinuous and discrete Cannot formulate analytically Not clear how to drive toward solution Does reducing the channel width at a non-bottleneck help or not? Does reducing a non-critical path help or not? Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering Minimize Squared Wire length -- 1D layout Start with connection array C (ci,j) “Placement” Vector X for xi placement Problem: Minimize cost = cost sum is XTBX B = D-C D=diagonal matrix, di,i = (over j) ci,j Penn ESE525 Spring 2011 -- DeHon

Preclass Netlist Squared wire lengths: (XA -XG )2 +( XB -XG )2 +( XB -XH )2 +( XC -XH )2 +( XG -XO)2 +( XH- XO)2 Penn ESE525 Spring 2011 -- DeHon

C Matrix A B C G H O 1 Penn ESE525 Spring 2011 -- DeHon

D Matrix A B C G H O 1 2 3 Penn ESE525 Spring 2011 -- DeHon

B=D-C Matrix A B C G H O 1 -1 2 3 Penn ESE525 Spring 2011 -- DeHon

BX = A B C G H O 1 -1 2 3 XA XB XC XG XH XO XA- XG 2XB- XG- XH XC- XH 3XG- XA- XB- XO 3XH- XB- XC- XO 2XO- XG- XH = Penn ESE525 Spring 2011 -- DeHon

XT(BX) XA XB XC XG XH XO XA- XG 2XB- XG- XH XC- XH 3XG- XA- XB- XO 3XH- XB- XC- XO 2XO- XG- XH Penn ESE525 Spring 2011 -- DeHon

XT(BX) XA2- XAXG +2XB2- XBXG- XBXH +XC2-XC XH +3XG2- XAXG- XBXG- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO Penn ESE525 Spring 2011 -- DeHon

XT(BX) XA2- XAXG +2XB2- XBXG- XBXH +XC2-XC XH +3XG2- XAXG- XBXG- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO (XA- XG) 2 +2XB2- XBXG- XBXH +XC2-XC XH +2XG2- XBXG- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO Penn ESE525 Spring 2011 -- DeHon

XT(BX) (XA- XG) 2 +2XB2- XBXG- XBXH +XC2-XC XH +2XG2- XBXG- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO (XA- XG) 2+ (XB- XG) 2 +XB2- XBXH +XC2-XC XH +XG2- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO Penn ESE525 Spring 2011 -- DeHon

Can See Will Converage To.. Squared wire lengths: (XA -XG)2 +( XB -XG)2 +(XB -XH)2 +(XC -XH)2 +( XG -XO)2 +( XH-XO)2 (XA- XG) 2+ (XB- XG) 2 +XB2- XBXH +XC2-XC XH +XG2- XGXO +3XH2- XBXH- XCXH- XHXO +2XO2- XGXO- XHXO Penn ESE525 Spring 2011 -- DeHon

Trying to Minimize Squared wire lengths: (XA -XG)2 +( XB -XG)2 +(XB -XH)2 +(XC -XH)2 +( XG -XO)2 +( XH-XO)2 Which we know is also XTBX Make all Xi’s same? …but, we probably need to be in unique positions. Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering Add constraint: XTX=1 prevent trivial solution all xi’s =0 Minimize cost=XTBX w/ constraint minimize L=XTBX-l(XTX-1) L/X=2BX-2lX=0 (B-lI)X=0 What does this tell us about X, l ? X  Eigenvector of B cost is Eigenvalue l Penn ESE525 Spring 2011 -- DeHon

Spectral Solution Smallest eigenvalue is zero Corresponds to case where all xi’s are the same uninteresting Second smallest eigenvalue (eigenvector) is the solution we want Penn ESE525 Spring 2011 -- DeHon

Eigenvector for B = For this B Matrix Eigenvector is: A B C G H O 1 -1 2 3 XA XB XC XG XH XO 0.6533 1.116E-14 -0.6533 0.2706 -0.2706 1.934E-14 = Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering = X (xi’s) continuous Eigenvector is: use to order nodes We need at discrete locations this is one case where can solve ILP from LP Solve LP giving continuous xi’s then move back to closest discrete point Eigenvector is: XA XB XC XG XH XO 0.6533 1.116E-14 -0.6533 0.2706 -0.2706 1.934E-14 = Penn ESE525 Spring 2011 -- DeHon

Eigenvector for B Order? = Eigenvector is: XA XB XC XG XH XO 0.6533 -0.6533 0.2706 -0.2706 1.934E-14 = Penn ESE525 Spring 2011 -- DeHon

Order from Eigenvector Eigenvector is: A G O B H C XA XB XC XG XH XO 0.6533 1.116E-14 -0.6533 0.2706 -0.2706 1.934E-14 = Quality of this solution? Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering Option Can encourage “closeness” Making some ci,j larger Must allow some to be not close Could use ci,j for power opt ci,j=Pswitch A B C G H O 1 -1 2 3 Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering Option With iteration, can reweigh connections to change cost model being optimized linear (distance)1.X A B C G H O 1 -1 2 3 Penn ESE525 Spring 2011 -- DeHon

Spectral Partitioning Can form a basis for partitioning Attempts to cluster together connected components Create partition from ordering E.g. Left half of ordering is one half, right half is the other Penn ESE525 Spring 2011 -- DeHon

Spectral Ordering K(n/2) Midpoint bisect isn’t necessarily best place to cut, consider: K(n/2) K(n/4) K(n/4) Penn ESE525 Spring 2011 -- DeHon

Spectral Partitioning Options Can bisect by choosing midpoint (not strictly optimizing for minimum bisect) Can relax cut critera min cut w/in some d of balance Ratio Cut Minimize (cut/|A||B|) idea tradeoff imbalance for smaller cut more imbalance smaller |A||B| so cut must be much smaller to accept Easy to explore once have spectral ordering Compute at each cut point in O(N) time Penn ESE525 Spring 2011 -- DeHon

Fanout How do we treat fanout? B G H How do we treat fanout? As described assumes point-to-point nets For partitioning, pay price when cut something once I.e. the accounting did last time for KLFM Also a discrete optimization problem Hard to model analytically Penn ESE525 Spring 2011 -- DeHon

Spectral Fanout Typically: B G H Typically: Treat all nodes on a single net as fully connected Model links between all of them Weight connections so cutting in half counts as cutting the wire – e.g. 1/(nodes-1) Threshold out high fanout nodes If connect too many things give no information B ½ ½ G H ½ Penn ESE525 Spring 2011 -- DeHon

Spectral Fanout Cut Approximation B G I H B G I H Weight edges: 1/(4-1)=1/3 B G I H B G I H Penn ESE525 Spring 2011 -- DeHon

Spectral vs. FM From Hauck/Boriello ‘96 Penn ESE525 Spring 2011 -- DeHon

Improving Spectral More Eigenvalues look at clusters in n-d space But: 2 eigenvectors is not opt. solution to 2D placement Partition cut is plane in this higher-dimensional space 5--70% improvement over EIG1 Penn ESE525 Spring 2011 -- DeHon

Spectral Note Unlike KLFM, attacks global connectivity characteristics Good for finding “natural” clusters hence use as clustering heuristic for multilevel algorithms After doing spectral Can often improve incrementally using KLFM pass Remember spectral optimizing squared wirelength, not directly cut width Penn ESE525 Spring 2011 -- DeHon

Class ended here Penn ESE525 Spring 2011 -- DeHon

Max Flow MinCut Penn ESE525 Spring 2011 -- DeHon

MinCut Goal Find maximum flow (mincut) between a source and a sink no balance guarantee Penn ESE525 Spring 2011 -- DeHon

MaxFlow Set all edge flows to zero While there is a path from s,t F[u,v]=0 While there is a path from s,t (breadth-first-search) for each edge in path f[u,v]=f[u,v]+1 f[v,u]=-f[u,v] When c[v,u]=f[v,u] remove edge from search O(|E|*cutsize) [Our problem simpler than general case CLR] Penn ESE525 Spring 2011 -- DeHon

Technical Details For min-cut in graphs, Fanout Don’t really care about directionality of cut Just want to minimize wire crossings Fanout Want to charge discretely …cut or not cut Pick start and end nodes? Penn ESE525 Spring 2011 -- DeHon

Directionality 10 1 For logic net: cutting a net is the same regardless of which way the signal flows Penn ESE525 Spring 2011 -- DeHon

Directionality Construct   1   Penn ESE525 Spring 2011 -- DeHon

Fanout Construct 1  Penn ESE525 Spring 2011 -- DeHon

Extend to Balanced Cut Pick a start node and a finish node Compute min-cut start to finish If halves sufficiently balanced, done else collapse all nodes in smaller half into one node pick a node adjacent to smaller half collapse that node into smaller half repeat from min-cut computation FBB -- Yang/Wong ICCAD’94 Penn ESE525 Spring 2011 -- DeHon

Observation Can use residual flow from previous cut when computing next cuts Consequently, work of multiple network flows is only O(|E|*final_cut_cost) Penn ESE525 Spring 2011 -- DeHon

Picking Nodes Optimal: would look at all s,t pairs Just for first cut is merely N-1 “others” …N/2 to guarantee something in second half Anything you pick must be in separate halves Assuming there is a perfect/ideal bisection If pick randomly, probability different halves: 50% Few random selections likely to yield s,t in different halves would also look at all nodes to collapse into smaller could formulate as branching search Penn ESE525 Spring 2011 -- DeHon

Picking Nodes Randomly pick With small number of adjacent nodes, (maybe try several starting points) With small number of adjacent nodes, could afford to branch on all Penn ESE525 Spring 2011 -- DeHon

Admin Assign 1, 2a feedback online Assign 2b due on Monday Reading for Monday online Penn ESE525 Spring 2011 -- DeHon

Big Ideas Divide-and-Conquer Techniques flow based numerical/linear-programming based Transformation constructs Exploit problems we can solve optimally Mincut Linear ordering Penn ESE525 Spring 2011 -- DeHon