GPGPU: Parallel Reduction and Scan

Slides:



Advertisements
Similar presentations
The University of Adelaide, School of Computer Science
Advertisements

Lecture 3: Parallel Algorithm Design
Evaluating Graph Coloring on GPUs Pascal Grosset, Peihong Zhu, Shusen Liu, Suresh Venkatasubramanian, and Mary Hall Final Project for the GPU class - Spring.
CUDA Tricks Presented by Damodaran Ramani. Synopsis Scan Algorithm Applications Specialized Libraries CUDPP: CUDA Data Parallel Primitives Library Thrust:
CS 179: GPU Programming Lecture 7. Week 3 Goals: – More involved GPU-accelerable algorithms Relevant hardware quirks – CUDA libraries.
Matrix Operations on the GPU CIS 665: GPU Programming and Architecture TA: Joseph Kider.
GLSL Applications: 1 of 2 Joseph Kider Source: Patrick Cozzi – Spring 2011 University of Pennsylvania CIS Fall 2011.
Parallel Prefix Sum (Scan) GPU Graphics Gary J. Katz University of Pennsylvania CIS 665 Adapted from articles taken from GPU Gems III.
Sorting and Searching Timothy J. PurcellStanford / NVIDIA Updated Gary J. Katz based on GPUTeraSort (MSR TR )U. of Pennsylvania.
Image Processing.  a typical image is simply a 2D array of color or gray values  i.e., a texture  image processing takes as input an image and outputs.
Upcrc.illinois.edu OpenMP Lab Introduction. Compiling for OpenMP Open project Properties dialog box Select OpenMP Support from C/C++ -> Language.
© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al, University of Illinois, ECE408 Applied Parallel Programming Lecture 11 Parallel.
1 Introduction to Computer Graphics with WebGL Ed Angel Professor Emeritus of Computer Science Founding Director, Arts, Research, Technology and Science.
© NVIDIA and UC Davis 2008 Advanced Data-Parallel Programming: Data Structures and Algorithms John Owens UC Davis.
IIIT, Hyderabad Performance Primitives for Massive Multithreading P J Narayanan Centre for Visual Information Technology IIIT, Hyderabad.
Introduction to CUDA (1 of 2) Patrick Cozzi University of Pennsylvania CIS Spring 2012.
Introduction to CUDA 1 of 2 Patrick Cozzi University of Pennsylvania CIS Fall 2012.
Interactive Time-Dependent Tone Mapping Using Programmable Graphics Hardware Nolan GoodnightGreg HumphreysCliff WoolleyRui Wang University of Virginia.
Introduction to CUDA Programming Scans Andreas Moshovos Winter 2009 Based on slides from: Wen Mei Hwu (UIUC) and David Kirk (NVIDIA) White Paper/Slides.
CUDA Performance Considerations (1 of 2) Patrick Cozzi University of Pennsylvania CIS Spring 2012.
© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 ECE 498AL, University of Illinois, Urbana-Champaign 1 ECE 498AL Lecture 12: Application Lessons When the tires.
CUDA Performance Patrick Cozzi University of Pennsylvania CIS Fall
Parallel Algorithms Patrick Cozzi University of Pennsylvania CIS Spring 2012.
Parallel Algorithms Patrick Cozzi University of Pennsylvania CIS Fall 2013.
Tone Mapping on GPUs Cliff Woolley University of Virginia Slides courtesy Nolan Goodnight.
CUDA Performance Considerations (1 of 2) Patrick Cozzi University of Pennsylvania CIS Spring 2011.
CUDA Performance Considerations (2 of 2) Patrick Cozzi University of Pennsylvania CIS Spring 2011.
Introduction to CUDA (1 of n*) Patrick Cozzi University of Pennsylvania CIS Spring 2011 * Where n is 2 or 3.
© David Kirk/NVIDIA, Wen-mei W. Hwu, and John Stratton, ECE 498AL, University of Illinois, Urbana-Champaign 1 CUDA Lecture 7: Reductions and.
CS 193G Lecture 5: Parallel Patterns I. Getting out of the trenches So far, we’ve concerned ourselves with low-level details of kernel programming Mapping.
© David Kirk/NVIDIA and Wen-mei W. Hwu, University of Illinois, CS/EE 217 GPU Architecture and Parallel Programming Lecture 11 Parallel Computation.
Parallel Algorithms Continued Patrick Cozzi University of Pennsylvania CIS Spring 2012.
© David Kirk/NVIDIA and Wen-mei W. Hwu University of Illinois, CS/EE 217 GPU Architecture and Parallel Programming Lecture 10 Reduction Trees.
CS/EE 217 GPU Architecture and Parallel Programming Midterm Review
Mapping Computational Concepts to GPUs Mark Harris NVIDIA.
Introduction to CUDA 1 of 2 Patrick Cozzi University of Pennsylvania CIS Fall 2014.
GPGPU: Parallel Reduction and Scan Joseph Kider University of Pennsylvania CIS Fall 2011 Credit: Patrick Cozzi, Mark Harris Suresh Venkatensuramenan.
Chapter 9: Sorting1 Sorting & Searching Ch. # 9. Chapter 9: Sorting2 Chapter Outline  What is sorting and complexity of sorting  Different types of.
GLSL Review Monday, Nov OpenGL pipeline Command Stream Vertex Processing Geometry processing Rasterization Fragment processing Fragment Ops/Blending.
COMP 175 | COMPUTER GRAPHICS Remco Chang1/XX13 – GLSL Lecture 13: OpenGL Shading Language (GLSL) COMP 175: Computer Graphics April 12, 2016.
CS 179: GPU Programming Lecture 7. Week 3 Goals: – More involved GPU-accelerable algorithms Relevant hardware quirks – CUDA libraries.
Parallel primitives – Scan operation CDP – Written by Uri Verner 1 GPU Algorithm Design.
© David Kirk/NVIDIA and Wen-mei W. Hwu, University of Illinois, CS/EE 217 GPU Architecture and Parallel Programming Lecture 12 Parallel Computation.
Introduction toData structures and Algorithms
CS/EE 217 – GPU Architecture and Parallel Programming
CS 6068 Parallel Computing Fall 2015 Week 4 – Sept 21
Graphics Processing Unit
Chapter 8 Arrays Objectives
Chapter 6 GPU, Shaders, and Shading Languages
CS 179: GPU Programming Lecture 7.
NVIDIA Fermi Architecture
Chapter VI OpenGL ES and Shader
CS/EE 217 – GPU Architecture and Parallel Programming
Chapter 8 Arrays Objectives
Sorting and Searching Tim Purcell NVIDIA.
Parallel Computation Patterns (Scan)
Chapter V Vertex Processing
Mattan Erez The University of Texas at Austin
Parallel Computation Patterns (Reduction)
Searching CLRS, Sections 9.1 – 9.3.
ECE408 Applied Parallel Programming Lecture 14 Parallel Computation Patterns – Parallel Prefix Sum (Scan) Part-2 © David Kirk/NVIDIA and Wen-mei W.
ECE 498AL Lecture 15: Reductions and Their Implementation
Parallel build blocks.
Chapter 8 Arrays Objectives
Programming with OpenGL Part 3: Shaders
Patrick Cozzi University of Pennsylvania CIS Spring 2011
Patrick Cozzi University of Pennsylvania CIS Spring 2011
Convolution Layer Optimization
CS 480/680 Computer Graphics GLSL Overview.
CS 480/680 Fall 2011 Dr. Frederick C Harris, Jr. Computer Graphics
Presentation transcript:

GPGPU: Parallel Reduction and Scan Patrick Cozzi University of Pennsylvania CIS 565 - Spring 2011

Administrivia Assignment 3 due Wednesday 11:59pm on Blackboard Assignment 4 handed out Monday, 02/14 Final Wednesday 05/04, 12:00-2:00pm Review session probably Friday 04/29

Agenda ?

Activity Given a set of numbers, design a GPU algorithm for: Consider: Team 1: Sum of values Team 2: Maximum value Team 3: Product of values Team 4: Average value Consider: Bottlenecks Arithmetic intensity: compute to memory access ratio Optimizations Limitations

Parallel Reduction Reduction: An operation that computes a single result from a set of data Examples: Minimum/maximum value (for tone mapping) Average, sum, product, etc. Parallel Reduction: Do it in parallel. Obviously

Parallel Reduction Store data in 2D texture Render viewport-aligned quad ¼ of texture size Texture coordinates address every other texel Fragment shader computes operation with four texture reads for surrounding data Use output as input to the next pass Repeat until done

Parallel Reduction Image from http://http.developer.nvidia.com/GPUGems/gpugems_ch37.html

Parallel Reduction uniform sampler2D u_Data; in vec2 fs_Texcoords; out float out_MaxValue; void main(void) { float v0 = texture(u_Data, fs_Texcoords).r; float v1 = textureOffset(u_Data, fs_Texcoords, ivec2(0, 1)).r; float v2 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 0)).r; float v3 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 1)).r; out_MaxValue = max(max(v0, v1), max(v2, v3)); }

Parallel Reduction Read four values in a 2x2 area of the texture uniform sampler2D u_Data; in vec2 fs_Texcoords; out float out_MaxValue; void main(void) { float v0 = texture(u_Data, fs_Texcoords).r; float v1 = textureOffset(u_Data, fs_Texcoords, ivec2(0, 1)).r; float v2 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 0)).r; float v3 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 1)).r; out_MaxValue = max(max(v0, v1), max(v2, v3)); } Read four values in a 2x2 area of the texture

Parallel Reduction Only using the red channel. How efficient is this? uniform sampler2D u_Data; in vec2 fs_Texcoords; out float out_MaxValue; void main(void) { float v0 = texture(u_Data, fs_Texcoords).r; float v1 = textureOffset(u_Data, fs_Texcoords, ivec2(0, 1)).r; float v2 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 0)).r; float v3 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 1)).r; out_MaxValue = max(max(v0, v1), max(v2, v3)); } Only using the red channel. How efficient is this?

Parallel Reduction Output the maximum value uniform sampler2D u_Data; in vec2 fs_Texcoords; out float out_MaxValue; void main(void) { float v0 = texture(u_Data, fs_Texcoords).r; float v1 = textureOffset(u_Data, fs_Texcoords, ivec2(0, 1)).r; float v2 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 0)).r; float v3 = textureOffset(u_Data, fs_Texcoords, ivec2(1, 1)).r; out_MaxValue = max(max(v0, v1), max(v2, v3)); } Output the maximum value

Parallel Reduction Reduces n2 elements in log(n) time 1024x1024 is only 10 passes

Parallel Reduction Bottlenecks Read back to CPU, recall glReadPixels Each pass depends on the previous How does this affect pipeline utilization? Low arithmetic intensity

Parallel Reduction Optimizations Use just red channel or rgba? Read 2x2 areas or nxn? What is the trade off? When do you read back? 1x1? How many textures are needed?

Parallel Reduction Ping Ponging Use two textures: X and Y First pass: X is input, Y is output Additional passes swap input and output Implement with FBOs X Y X Y X Y X Y Input Output 1 2 3 4 Pass

Parallel Reduction Limitations How do you work around these? Maximum texture size Requires a power of two in each dimension How do you work around these?

All-Prefix-Sums All-Prefix-Sums Input Outputs the array: Array of n elements: Binary associate operator: Identity: I Outputs the array: Images from http://http.developer.nvidia.com/GPUGems3/gpugems3_ch39.html

All-Prefix-Sums Example If is addition, the array [3 1 7 0 4 1 6 3] is transformed to [0 3 4 11 11 15 16 22] Seems sequential, but there is an efficient parallel solution

Scan Scan: all-prefix-sums operation on an array of data Exclusive Scan: Element j of the result does not include element j of the input: In: [3 1 7 0 4 1 6 3] Out: [0 3 4 11 11 15 16 22] Inclusive Scan (Prescan): All elements including j are summed In: [3 1 7 0 4 1 6 3] Out: [3 4 11 11 15 16 22 25]

Scan How do you generate an exclusive scan from an inclusive scan? // Shift right, insert identity How do you go in the opposite direction?

Scan Use cases Summed-area tables for variable width image processing Stream compaction Radix sort …

Scan: Stream Compaction Given an array of elements Create a new array with elements that meet a certain criteria, e.g. non null Preserve order a b c d e f g h

Scan: Stream Compaction Given an array of elements Create a new array with elements that meet a certain criteria, e.g. non null Preserve order a b c d e f g h a c d g

Scan: Stream Compaction Used in collision detection, sparse matrix compression, etc. Can reduce bandwidth from GPU to CPU a b c d e f g h a c d g

Scan: Stream Compaction Step 1: Compute temporary array containing 1 if corresponding element meets criteria 0 if element does not meet criteria a b c d e f g h

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1 1

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h It runs in parallel!

Scan: Stream Compaction Step 1: Compute temporary array a b c d e f g h 1 1 1 1 It runs in parallel!

Scan: Stream Compaction Step 2: Run exclusive scan on temporary array a b c d e f g h 1 1 1 1 Scan result:

Scan: Stream Compaction Step 2: Run exclusive scan on temporary array Scan runs in parallel What can we do with the results? a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4

Scan: Stream Compaction Step 3: Scatter Result of scan is index into final array Only write an element if temporary array has a 1

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: 1 2 3

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: a 1 2 3

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: a c 1 2 3

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: a c d 1 2 3

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: a c d g 1 2 3

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: 1 2 3 Scatter runs in parallel!

Scan: Stream Compaction Step 3: Scatter a b c d e f g h 1 1 1 1 Scan result: 1 1 2 3 3 3 4 Final array: a c d g 1 2 3 Scatter runs in parallel!

Scan Used to convert certain sequential computation into equivalent parallel computation Image from http://http.developer.nvidia.com/GPUGems3/gpugems3_ch39.html

Activity Design a parallel algorithm for exclusive scan In: [3 1 7 0 4 1 6 3] Out: [0 3 4 11 11 15 16 22] Consider: Total number of additions Ignore GLSL constraints

Scan Sequential Scan: single thread, trivial n adds for an array of length n Work complexity: O(n) How many adds will our parallel version have? Image from http://http.developer.nvidia.com/GPUGems3/gpugems3_ch39.html

Scan Naive Parallel Scan Is this exclusive or inclusive? Each thread for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k]; Is this exclusive or inclusive? Each thread Writes one sum Reads two values Image from http://developer.download.nvidia.com/compute/cuda/1_1/Website/projects/scan/doc/scan.pdf

Scan Naive Parallel Scan: Input 1 2 3 4 5 6 7

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 2 3 4 5 6 7 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 1 2 3 4 5 6 7 1 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 1 2 3 4 5 6 7 1 3 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 5 1 2 3 4 5 6 7 1 3 5 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 5 7 1 2 3 4 5 6 7 1 3 5 7 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 5 7 9 1 2 3 4 5 6 7 1 3 5 7 9 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 5 7 9 11 1 2 3 4 5 6 7 1 3 5 7 9 11 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 1 2 3 4 5 6 7 1 3 5 7 9 11 1 2 3 4 5 6 7 1 3 5 7 9 11 13 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 Recall, it runs in parallel! 1 2 3 4 5 6 7 Recall, it runs in parallel! for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 1, 2d-1 = 1 Recall, it runs in parallel! 1 2 3 4 5 6 7 1 3 5 7 9 11 13 Recall, it runs in parallel! for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 2, 2d-1 = 2 1 2 3 4 5 6 7 1 3 5 7 9 11 1 2 3 4 5 6 7 1 3 5 7 9 11 13 after d = 1 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 2, 2d-1 = 2 Consider only k = 7 1 2 3 4 1 2 3 4 5 6 7 1 3 5 7 9 11 13 after d = 1 22 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k]; Consider only k = 7

Scan Naive Parallel Scan: d = 2, 2d-1 = 2 1 2 3 4 5 6 7 1 3 5 7 9 11 1 2 3 4 5 6 7 1 3 5 7 9 11 13 after d = 1 1 3 6 10 14 18 22 after d = 2 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 3, 2d-1 = 4 1 2 3 4 5 6 7 1 3 5 7 9 11 1 2 3 4 5 6 7 1 3 5 7 9 11 13 after d = 1 1 3 6 10 14 18 22 after d = 2 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k];

Scan Naive Parallel Scan: d = 3, 2d-1 = 4 Consider only k = 7 1 2 3 4 1 2 3 4 5 6 7 1 3 5 7 9 11 13 after d = 1 1 3 6 10 14 18 22 after d = 2 28 for d = 1 to log2n for all k in parallel if (k >= 2d-1) x[k] = x[k – 2d-1] + x[k]; Consider only k = 7

Scan Naive Parallel Scan: Final 1 2 3 4 5 6 7 1 3 5 7 9 11 13 1 3 6 10 1 2 3 4 5 6 7 1 3 5 7 9 11 13 1 3 6 10 14 18 22 1 1 1 10 15 21 28

Scan Naive Parallel Scan What is naive about this algorithm? What was the work complexity for sequential scan? What is the work complexity for this? Work complexity: O(n log2 n)

Summary Parallel reductions and scan are building blocks for many algorithms An understanding of parallel programming and GPU architecture yields efficient GPU implementations