Stateless Combinational Logic and State Circuits

Slides:



Advertisements
Similar presentations
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 2: Overview of Computer Organization Partially adapted from Computer Organization and.
Advertisements

Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.
CS 61C L13 Combinational Logic (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #13: Combinational.
CS 61C L14 Combinational Logic (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #14: Combinational.
CS61C L20 Synchronous Digital Systems (1) Garcia, Spring 2010 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L23 Synchronous Digital Systems (1) Garcia, Fall 2011 © UCB Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C.
CS61C L20 Synchronous Digital Systems (1) Garcia, Fall 2006 © UCB Blu-ray vs HD-DVD war over?  As you know, there are two different, competing formats.
CS61C L21 State Elements : Circuits that Remember (1) Garcia, Fall 2006 © UCB One Laptop per Child  The OLPC project has been making news recently with.
CS61C L14 Introduction to Synchronous Digital Systems (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
CS61C L14 Synchronous Digital Systems & State Elements I (1) Pearce, Summer 2010 © UCB inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CIS 314 : Computer Organization Lecture 1 – Introduction.
CS 61C L20 Introduction to Synchronous Digital Systems (1) Garcia, Fall 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L20 Synchronous Digital Systems (1) Garcia, Spring 2007 © UCB Disk failures 15x specs!  A recent conference reveals that drives fail in real life.
CS61C L20 Introduction to Synchronous Digital Systems (1) Garcia © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L17 Combinational Logic (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #17.
Computer ArchitectureFall 2008 © August 20 th, Introduction to Computer Architecture Lecture 2 – Digital Logic Design.
CS61C L14 Introduction to Synchronous Digital Systems (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS61C L15 Synchronous Digital Systems (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture.
CS3350B Computer Architecture Winter 2015 Lecture 5.2: State Circuits: Circuits that Remember Marc Moreno Maza [Adapted.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
CS 61C: Great Ideas in Computer Architecture Lecture 9: Synchronous Digital Systems Instructor: Sagar Karandikar
Logic Design Computer Architecture and Design Lecture 1.
CS61C L23 Synchronous Digital Systems (1) Garcia, Fall 2011 © UCB Senior Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Roadmap Problems Algorithms.
CS 61C: Great Ideas in Computer Architecture Synchronous Digital Systems 1 Instructors: John Wawrzynek & Vladimir Stojanovic
CSCI-100 Introduction to Computing Hardware Design Part I.
Introduction to Computer Organization
CS 232: Computer Architecture II Prof. Laxmikant (Sanjay) Kale.
Logic Design / Processor and Control Units Tony Diep.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Transistor: Building.
CS 61C L4.1.1 Combinational Logic (1) K. Meinz, Summer 2004 © UCB CS61C : Machine Structures Lecture Logic Gates and Combinational Logic
Concepts of Engineering and Technology Copyright © Texas Education Agency, All rights reserved.
CS61C L20 Synchronous Digital Systems (1) Beamer, Spring 2008 © UCB Scott Beamer, Guest Lecturer inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
Instructor: Senior Lecturer SOE Dan Garcia CS 61C: Great Ideas in Computer Architecture Pipelining Hazards 1.
CS61C L24 State Elements : Circuits that Remember (1) Garcia, Fall 2014 © UCB Senior Lecturer SOE Dan Garcia inst.eecs.berkeley.edu/~cs61c.
CS 61C: Great Ideas in Computer Architecture Hardware intro, Digital Logic 1 Instructors: Nicholas Weaver & Vladimir Stojanovic
CS 61C: Great Ideas in Computer Architecture Finite State Machines, Functional Units 1 Instructors: Vladimir Stojanovic and Nicholas Weaver
CS 110 Computer Architecture Lecture 9: Finite State Machines, Functional Units Instructor: Sören Schwertfeger School of.
New-School Machine Structures Parallel Requests Assigned to computer e.g., Search “Katz” Parallel Threads Assigned to core e.g., Lookup, Ads Parallel Instructions.
CS 110 Computer Architecture Lecture 8: Synchronous Digital Systems Instructor: Sören Schwertfeger School of Information.
CS4100: 計算機結構 Course Outline 國立清華大學資訊工程學系 九十九年度第二學期.
Revisão de Circuitos Lógicos PARTE I. What are “Machine Structures”? Coordination of many levels of abstraction I/O systemProcesso r Compiler Operating.
CSC235 Computer Organization & Assembly Language
Instructor:Po-Yu Kuo 教師:郭柏佑
Flip Flops Lecture 10 CAP
EEE2135 Digital Logic Design Chapter 1. Introduction
VLSI Testing Lecture 5: Logic Simulation
Instructor:Po-Yu Kuo 教師:郭柏佑
Architecture & Organization 1
Morgan Kaufmann Publishers
State Circuits : Circuits that Remember
Computer Architecture CSCE 350
Inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #21 State Elements: Circuits that Remember Hello to James Muerle in the.
4. Transistors and logic gates
Fundamentals of Computer Science Part i2
Architecture & Organization 1
COSC121: Computer Systems
Digital Logic Structures Logic gates & Boolean logic
Chapter 3 Digital Logic Structures
Instructor:Po-Yu Kuo 教師:郭柏佑
Guest Lecturer TA: Shreyas Chand
Inst.eecs.berkeley.edu/~cs61c CS61CL : Machine Structures Lecture #8 – State Elements, Combinational Logic Greet class James Tu, TA.
Overview Last lecture Digital hardware systems Today
CSC3050 – Computer Architecture
CS4100: 計算機結構 Course Outline
Lecturer PSOE Dan Garcia
CSE 370 – Winter Introduction -2- 1
Digital Electronics and Logic Circuit
Guest Lecturer: Justin Hsia
Instructor: Michael Greenbaum
Presentation transcript:

Stateless Combinational Logic and State Circuits Lecture 10 CAP 3103 06-18-2014

Parallelism & Achieve High Performance New-­‐S chool Machine Structures (It’s a bit more complicated!) Software Parallel Requests Assigned to computer Hardware Warehouse Scale Computer Smart Phone e.g., Search “Parallel” Parallel Threads Assigned to core e.g., Lookup, Ads Harness Parallelism & Achieve High Performance Computer Parallel Instructions Core Memory Input/Output … Core >1 instruction @ one time e.g., 5 pipelined instructions Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words (Cache) Core Instruction Unit(s) Functional Units A +B A +B A +B A +B 0 0 1 1 2 2 3 3 Hardware descriptions Main Memory All gates @ one time Logic Gates Today’s Lecture Dr Dan Garcia

What is Machine Structures? Application (Chrome) Operating Instruction Set Architecture Compiler System (MacOS X) Software Assembler Hardware Processor Memory I/O system Datapath & Control Digital Design Circuit Design transistors Coordination of many levels of abstraction ISA is an important abstraction level: contract between HW & SW Dr Dan Garcia

Levels of Representation/ Interpretation temp = v[k]; High Level Language Program (e.g., C) v[k] = v[k+1]; v[k+1] = temp; Compiler lw $t0, 0($2) lw $t1, 4($2) Anything can be represented as a number, Assembly Language Program (e.g., MIPS) sw $t1, 0($2) $t0, 4($2) i.e., data or instructions Assembler 0000 1001 1100 0110 1010 0000 0101 1100 1111 1001 1000 0110 0101 1100 0000 1010 1000 0110 1001 1111 Machine Language Program (MIPS) 1010 1100 1111 0110 0101 1010 1000 1111 0101 1000 0000 1001 Machine Interpretation Hardware Architecture Description (e.g., block diagrams) Architecture Implementation Logic Circuit Description (Circuit Schematic Diagrams) Why just two bits? Dr Dan Garcia

Synchronous Digital Systems Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System Synchronous: All operations coordinated by a central clock  “Heartbeat” of the system! Digital: All values represented by discrete values Electrical signals are treated as 1s and 0s; grouped together to form words Dr Dan Garcia

Logic Design Upcoming weeks: we’ll study how a modern processor is built; starting with basic elements as building blocks Why study hardware design? Understand capabilities and limitations of hw in general and processors in particular What processors can do fast and what they can’t do fast (avoid slow things if you want your code to run fast!) There is just so much you can do with standard processors: you may need to design own custom hw for extra performance Dr Dan Garcia

Switches: Basic Element of Physical Implementations Implementing a simple circuit (arrow shows action if wire changes to “1”): A Z Close switch (if A is “1” or asserted) and turn on light bulb (Z) Z A Open switch (if A is “0” or unasserted) and turn off light bulb (Z) Z ≡ A Dr Dan Garcia

Switches (cont’d) Compose switches into more complex ones (Boolean functions): A B AND Z ≡ A and B A Z ≡ A or B OR B Everyday life circuits using Boolean functions?? Dr Dan Garcia

Transistor Networks Modern digital systems designed in CMOS MOS: Metal-Oxide on Semiconductor C for complementary: normally-­‐ open and normally-­‐ closed switches CMOS devices are high noise immunity and low static power consumption CMOS also allows a high density of logic functions on a chip. MOS transistors act as voltage-­‐c ontrolled switches Dr Dan Garcia

https://www.youtube.com/watch?v=IcrBqCFLHIY MOS Transistors Three terminals: drain, gate, and source – Switch action: if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals G G S D n-channel open when voltage at G is low closes when: voltage(G) > voltage (S) + ε S D p-channel closed when voltage at G is low opens when: voltage(G) < voltage (S) – ε Dr Dan Garcia

what is the relationship between x and y? MOS Networks what is the relationship between x and y? x y 0 volts X “1” (voltage source) 3v Y 0v “0” (ground) 3 volts Dr Dan Garcia

Transistor Circuit Rep. vs. Block diagram Chips are composed of nothing but transistors and wires. Small groups of transistors form useful building blocks. “1” (voltage source) a b c 1 “0” (ground) Block are organized in a hierarchy to build higher-level blocks: ex: adders. The NAND gate is significant because any boolean function can be implemented by using a combination of NAND gates.  (You can build AND, OR, NOT out of NAND!) Dr Dan Garcia

Signals and Waveforms: Clocks When digital is only treated as 1 or 0 Is transmitted over wires continuously Transmission is effectively instant - Implies that any wire only contains 1 value at a time Dr Dan Garcia

Signals and Waveforms Dr Dan Garcia

Signals and Waveforms: Grouping Dr Dan Garcia

Signals and Waveforms: Circuit Delay 2 3 4 5 3 10 1 5 13 4 6 Dr Dan Garcia

Sample Debugging Waveform Dr Dan Garcia

Combinational Logic (CL) circuits Type of Circuits Synchronous Digital Systems are made up of two basic types of circuits: Combinational Logic (CL) circuits Our previous adder circuit is an example. Output is a function of the inputs only. Similar to a pure function in mathematics, y = f(x). (No way to store information from one invocation to the next. No side effects) State Elements: circuits that store information. Dr Dan Garcia

Circuits with STATE (e.g., register) Dr Dan Garcia

Peer Instruction 1) SW can peek at HW (past ISA FF FT TF TT abstraction boundary) for optimizations a) 2) SW can depend on particular HW implementation of ISA Dr Dan Garcia

Design Hierarchy system datapath control code registers multiplexer comparator state registers combinational logic register logic switching networks Dr Dan Garcia

ISA is very important abstraction layer And in conclusion… ISA is very important abstraction layer Contract between HW and SW Clocks control pulse of our circuits Voltages are analog, quantized to 0/1 Circuit delays are fact of life Two types of circuits: Stateless Combinational Logic (&,|,~) State circuits (e.g., registers) Dr Dan Garcia