VersaClock® 5 Family Programmable Clock Generator With Integrated Crystal 5P49V5933 5P49V5935 May, 2015 Baljit Chandhoke Product Line Manager Baljit.Chandhoke@idt.com.

Slides:



Advertisements
Similar presentations
The Industry’s Smallest 16 Bit ADC’s
Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Tours, 20 June 2002 Field Programmable Analog Arrays: The New Art of Analog Signal Processing CRESITT Industrie Seminar Andreas Kramer.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
MSP Ultra-Low Power | High Integration | Easy-to-Use “How To” Series: Clock System.
TUSB3210 Product Overview.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
TPS V to 14.5V Input, 6-A, Synchronous Buck Integrated Power Solution Power at your Fingertips.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
This is an overview of sophisticated configuration tools for online selling processes of network solutions. The tools address a very wide range of design.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Crystals Oscillators Real-Time-Clocks Filters Precision Timing Magnetics Engineered Solutions Crystals Oscillators Real-Time-Clocks Filters.
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
Designing a Scalable Enterprise Project Management Architecture Ken Toole Platform Test Manager MS Project Microsoft Corporation.
Owner: JAYA Cypress Timing Solutions Roadmap Rev*BBUM: CNX Q Cypress Roadmap: Timing Solutions.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
Owner: PAJEHigh-Performance 4-PLL Clock Generator New Product Introduction (Customer) Rev *D New Product Introduction: High-Performance 4-PLL.
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
PECL,LVDS Crystal Oscillator Update: 2005/07/27 Application Engineer: Arvin Chiang.
Cypress InstaClock™ Programmable solution in less than 60 seconds 2007 INNOVATECH ASSOCIATES
“Supporting the Total Product Life Cycle”
Fan Out WLP Technology Packaging as 2, 3D System in Packaging Solution
© Paradigm Publishing, Inc. 4-1 Chapter 4 System Software Chapter 4 System Software.
Owner: PAJEHigh-Performance 4-PLL Clock Generator New Product Introduction (Customer) Rev *A New Product Introduction: High-Performance 4-PLL.
Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.
LMH Gbps HD/SD SDI Reclocker with Integrated Cable Driver 1 Date Created:08/28/2015.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
i.MX 8 Series: 3 Processor Families with Targeted Features
Timing Product Overview
Si70xx Temperature Sensors Customer Friendly
Software and Communication Driver, for Multimedia analyzing tools on the CEVA-X Platform. June 2007 Arik Caspi Eyal Gabay.
Wireless Measurement Cores Electronic LLC 10/26/2006
Voice Controlled Robot by Cell Phone with Android App
Operating System Overview
Cypress Roadmap: Platform PSoC®
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
TOPIC : USB FLASH DRIVE. May E.Al-Hajri. Intro Information Technology.
Application Software Chapter 6.
Microcontrollers & GPIO
HyperTransport™ Technology I/O Link
Cypress Roadmap: CapSense® Controllers
FPGA IRRADIATION and TESTING PLANS (Update)
Low Jitter PLL clock frequency multiplier
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Instructor: Dr. Phillip Jones
NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Cypress HX3 vs. Via Labs VL812 Docking Station Applications
Programmable Logic Controllers (PLCs) An Overview.
Systems Analysis and Design 5th Edition Chapter 8. Architecture Design
XC4000E Series Xilinx XC4000 Series Architecture 8/98
COntrol, Data Access and Communication System for ITER
Computer software 2.
XC9500XL New 3.3v ISP CPLDs.
Interfacing Data Converters with FPGAs
SAASM PRODUCTS OVERVIEW
Technical Communication Skills Practicum
Data Transmission System Digital Design Chris Langley NRAO
Wireless Embedded Systems
Automation of Control System Configuration TAC 18
NVMe.
FAN5340: Synchronous Constant-Current. Series Boost LED Driver with
FAN5904: Multi-mode Buck Converter for GSM/EDGE, CDMA, 3G & 4G PAs
PowerLogic ION6200 Power and energy meter.
Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Presentation transcript:

VersaClock® 5 Family Programmable Clock Generator With Integrated Crystal 5P49V5933 5P49V5935 May, 2015 Baljit Chandhoke Product Line Manager Baljit.Chandhoke@idt.com

VersaClock® 5 Family Overview Performance <0.7ps RMS Phase Jitter PCIe Gen 1,2,3,(4) 1 & 10 Gigabit Ethernet USB 3.0 / Thunderbolt / Rapid IO Flexibility 2-8 Configurable Outputs 4 OTP configurations FOD Architecture Any frequency 1-350 MHz Instant customization Size/Cost/Power 30 mA core 3x3 and 4x4 packages $1 to $4.50 ASP Ease of Use Online Tools Timing Commander 2 weeks to samples Samples ready for production PLL FOD Control Logic

Excellent Phase Noise Over ENTIRE Frequency Range Capable of generating up to four independent output frequencies (0 ppm error) with: 610 fsec RMS Phase Jitter (12 KHz to 20 MHz) <0.7 ps typ RMS phase jitter (12 KHz to 20 MHz) PCIe ® Gen 1/2/3 compliant clocks USB 3.0, Thunderbolt™ compliant clocks 1G/10G Gigabit Ethernet compliant clocks

VersaClock® 5 With Integrated Crystal Die Crystal BT Substrate Solder Paste Die Attach Film 1 Saves board space Eliminates crystal issues 2 No crystal frequency tuning required 3

VersaClock 5 with Integrated Crystal Integrated 25MHz crystal – enables VersaClock 5 with Integrated Crystal to be also used as a Programmable Multi-Output Crystal Oscillator. Four Universal Output Pairs: each pair configurable as one differential pair(LVDS, LVPECL, HCSL) or two LVCMOS outputs. In addition there is also a LVCMOS Reference o/p. Four Fractional output dividers enable any output frequency to be generated from the integrated 25 MHz crystal enabling the device to be a Programmable Multi-Output Crystal Oscillator. 4 XO’s can be replaced with a single device! Integrated 25MHz XTAL 1 Ref Clock output Additional differential input 4 pairs of individually configurable output pairs. 1.8V - 3.3V VDDO 1 to 350MHz Up to 4 single OTP programming operations OR store 4 configurations 4 Fractional Output Dividers (FODs) allow programming of 4 independent frequencies

VersaClock 5 Multi Output XO Industry’s first XO with four fully independent outputs in 4x4 mm standard QFN package outline Four Universal Output Pairs each pair configurable differential pair(LVDS, LVPECL, HCSL) or two LVCMOS outputs. In addition there is also a 25 MHZ LVCMOS output Four Fractional output dividers enable any output frequency to be generated from 1-350 MHz (200 MHz LVCMOS) 4 XO’s can be replaced with a single device! Send us your needed configuration for samples 25 MHz Ref output 4 independent output pairs 1.8V - 3.3V VDDO 1 to 350 MHz Up to 4 selectable configurations Fractional Output Dividers (FODs) allow programming of 4 independent frequencies

VersaClock® 5 Family Roadmap Sampling - Mar 2015 Production – June 2015 5P49V5907 +4 HCSL Outputs 5P49V5908 +8 HCSL Outputs 5P49V5909 PLL with 8 FOD’s 8 Configurable Output Pairs Higher Functionality +4/ 8 Integrated PCI Express Buffer 5P49V5935, 33 5P49V5943, 44 3 mm X 3 mm Package Sampling - Mar 2015 Production – June 2015 Integrated Crystal/ Smaller Package Integrated Crystal Integrated Crystal Small 3 mm x 3 mm Package 5P49V5901 PLL with 4 FODs 350 MHz 4 Configurable Outputs 4 mm x 4 mm Package COMPLEXITY / FEATURES In Production PLL with 2, 3 FODs 2,3 Configurable Outputs 5P49V5913 5P49V5914 PLL with 2-4 FODs 3,5,7,9 LVCMOS O/P 5P49V5929 5P49V5927 5P49V5925 5P49V5923 Lower Functionality PLL with 2-4 FODs 3,5,7,9 LVCMOS O/P PLL with 2, 3 FODs 2,3 Configurable Outputs In Production Production Sampling

VersaClock 5 Family Devices P/N Functionality Output Type 5P49V5901 PLL with 4 Fractional Output Dividers 4 Config O/P Pairs + Ref O/P 5P49V5913 PLL with 2 Fractional Output Dividers 2 Config O/P Pairs + Ref O/P 5P49V5914 PLL with 3 Fractional Output Dividers 3 Config O/P Pairs + Ref O/P 5P49V5923 2 LVCMOS O/Ps + Ref O/P 5P49V5925 4 LVCMOS O/Ps + Ref O/P 5P49V5927 6 LVCMOS O/Ps + Ref O/P 5P49V5929 8 LVCMOS O/Ps + Ref O/P 5P49V5933 PLL with integrated XTAL 5P49V5935 5P49V5943 PLL with REF CLK input only(3mmX3mm Package) 5P49V5944 PLL with XTAL input only (3mmX3mm Package) 5P49V5907 5P49V5901 with additional 4x LP-HCSL outputs 3 Config O/P Pairs + 4x LP-HCSL O/P + Ref O/P 5P49V5908 5P49V5901 with additional 8x LP-HCSL outputs 3 Config O/P Pairs + 8x LP-HCSL O/P + Ref O/P 5P49V5909 PLL with 8 Fractional Output Dividers 8 Config O/P Pairs + Ref O/P 5P1103 Universal buffer with configurable output I/O standard 5P1105 Production Sampling Now Sampling June

Complex Configurations Made Simple IDT’s new Timing Commander™ software platform enables customers to configure, program VersaClock ® 5 Family devices with an intuitive and flexible graphical user interface (GUI) Program 4 fractional output dividers providing 4 independent output frequencies with 0 ppm error Configure Universal Output Pairs as Differential (LVDS, HCSL, LVPECL) outputs or two Single Ended LVCMOS outputs In-system I2C programming can be used to program the device at power up to override the OTP Memory configuration to reconfigure the device if required Program Independent Spread Spectrum capability on each output pair

Typical Applications, Market Segments High-end consumer Networking Computing Industrial Communications Broadcast Video Medical

Web Programmable VersaClock 5 Today - IDT Supports Factory Programming option of ALL customer configurations irrespective of expected annual usage. Samples Ship Within 2 Weeks Customers Orders should follow MOQ Quantities 490 pieces for Trays 2500 for Tape and Reel

Programmer Board for VersaClock 5 Family Orderable Part Number - EVKVC5-5901PROG

Evaluation Board Kits for VersaClock 5 with integrated crystal Orderable Part Number - EVKVC5-5935ALL EVKVC5-5933ALL

Tier 3 Enabled / Tools Ease of Use Technical Support Tools Improved Timing Commander GUI Custom Part Configuration Web-Tool Factory programmed samples - 2 weeks Sales kits All Collateral on IDT.com: Datasheets User’s guide Application notes Reference schematics IBIS models Programming guide Product brief IDT.com support portal Online VersaClock® 5 Custom Part Configuration Utility Samples – 2 weeks Sales kits 9 Articles published in leading industry publications 14

Summary IDT VersaClock® 5 Family of Devices is a Low-power programmable clock generator with best-in-class performance and design flexibility Excellent phase jitter performance over wide range of frequencies provides design flexibility <0.7 ps RMS phase jitter from 12 KHz-20 MHz 30 mA core current consumption 5P49V5933,  5P49V5935 are devices with integrated 25MHz crystal to help customers save board space and BOM cost. 5P49V5933 has two universal outputs to generate any output frequency from 1 MHz to 350 MHz 5P49V5935 has 4 universal outputs to generate any output frequency from 1 MHz to 350 MHz

Accompanied with World-Class Support COMPLETE PRODUCT SUPPORT Product Brief Product datasheet Programming Guide Timing Commander Software with User Manual Evaluation Board with User Manual Programmer Board with User Manual Product video Reference schematic IBIS Model www.idt.com/go/VersaClock5