Homework Reading Machine Projects Labs

Slides:



Advertisements
Similar presentations
Logic Gates.
Advertisements

ECE 238L Computer Logic Design Spring 2010
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.
1 Homework Reading –Tokheim, Chapter 3, 4, and –Logg-o on Analytical Engine Website Machine Projects –Continue on mp3 Labs –Continue in labs.
Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2 Dr. Costas Kyriacou and Dr. Konstantinos.
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
ENGG 1203 Tutorial Combinational Logic (I) 1 Feb Learning Objectives
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Chapter 3.5 Logic Circuits. How does Boolean algebra relate to computer circuits? Data is stored and manipulated in a computer as a binary number. Individual.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
1 Digital Logic Design Week 5 Simplifying logic expressions.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Karnaugh Maps (K-Maps)
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Revision Mid 1 Prof. Sin-Min Lee Department of Computer Science.
Logic Gates and Boolean Algebra Introduction to Logic II.
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
EGR 2131 Unit 4 Combinational Circuits: Analysis & Design
Homework Reading Machine Projects Labs
Department of Preparatory Year, Umm Al Qura University
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Minimization of Circuits
Combinational Logic Circuits
Homework Reading Machine Projects Labs
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
Logic Gates, Boolean Algebra and Karnaugh Maps
Logic Gates.
Dr. Clincy Professor of CS
Digital Logic.
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Karnaugh Map Method.
Circuits & Boolean Expressions
Karnaugh Maps (K-Maps)
Instructor: Alexander Stoytchev
Dr. Clincy Professor of CS
Combinational Logic Design Process
CSE140 HW2 Preparation Xinyuan Wang 04/20/2018.
ECE 3130 – Digital Electronics and Design
Karnaugh Maps Topics covered in this presentation: Karnaugh Maps
Logic Gates.
Homework Reading Tokheim, Section 5-10, 7-4.
Dr. Clincy Professor of CS
ECB2212-Digital Electronics K-Map
CS Chapter 3 (3A and ) – Part 3 of 5
Dr. Clincy Professor of CS
Overview Part 2 – Circuit Optimization
Chapter 3 Special Section
Instructor: Alexander Stoytchev
Circuit to Truth Table to Logic Expression
Karnaugh Maps (K maps).
Principles & Applications
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Circuits & Boolean Expressions
Presentation transcript:

Homework Reading Machine Projects Labs Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects Continue on MP3 Labs Continue labs with your assigned section

Designing Logic Circuits We want to be able to design a combinational logic circuit from a truth table methodically Sum of Products Product of Sums Then we want to be able to simplify it to use the fewest possible gates to implement it Factoring the Boolean logic equation Karnaugh Maps

Sum of Products Also known as Minterm expression We take each line of the truth table that results in a value of 1 for the output We develop a “sum” (an OR of each product term that should create an output value of 1) Results in a layer of AND gates followed by an OR gate

Sum of Products

Product of Sums Also known as Maxterm expression We take each line of the truth table that results in a value of 0 for the output We develop a “product” (an AND of each sum term that should create an output value of 0) Results in a layer of OR gates followed by an AND gate

Product of Sums

Maxterm / Minterm

Simplifying Logic Circuits

Factoring the Boolean Equation Expand the original sum of products: Y = AB + AB + AB + AB = AB + AB + AB + AB Factor out A and B from pairs of terms: Y = A(B + B) + (A + A)B = A(1) + (1)B = A + B Not easy to see the order in which to factor

Karnaugh Maps A graphical way to reduce the complexity of a logic equation or truth table A tool to bring into play the human ability to recognize patterns Draw out the pattern of output 1’s and 0’s in a matrix of input values Loop the 1’s and derive product terms to sum Notice the order of inputs along edge of matrix

Karnaugh Maps (2 Inputs)

Karnaugh Maps (3 Inputs)

Karnaugh Maps (4 Inputs)

Karnaugh Maps

Karnaugh Map Blank (4 Input) C D C D C D C D A B A B A B A B

Karnaugh Map (5 Input) C D C D C D C D A B A B A B = A * B * C A B E = A * B * C * E E C D C D C D C D

Karnaugh Map Blank (5 Input) C D C D C D C D A B A B A B A B E A B A B A B A B E C D C D C D C D