BRX Technical Training

Slides:



Advertisements
Similar presentations
KEB COMBIVERT F5-M Exercises.
Advertisements

Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
PLC Timer Instructions
Introduction to the Enhanced AIM When Q.i was first introduced, a ladder logic driver program – called the Application Interface Module (AIM) - was created.
ECE 447 Fall 2009 Lecture 9: TI MSP430 Interrupts & Low Power Modes.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Lecture 6: PLC: Timers and Counters
Logic Functions OR Operation
Atmega32 Architectural Overview
Advanced Instructions Most PLCs now support more advanced functions such as Floating point math, Boolean operations, Shifting, Sequencing, Program control.
Programmable Logic Controllers
PowerFlex 755 DeviceLogix
A Simple Tour of the MSP430. Light LEDs in C LEDs can be connected in two standard ways. Active high circuit, the LED illuminates if the pin is driven.
MicroLogix Packaged Controllers Programmable Controller Basics Memory & Data.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
The 8051 Microcontroller and Embedded Systems
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Gauge Operation and Software by Scott A. Ager. Computer Recommendations 750 MHz Pentium III 64 Meg SRAM 40 Gig Hard Drive 1024 x 768 graphics CD Writer.
Computer Organization - 1. INPUT PROCESS OUTPUT List different input devices Compare the use of voice recognition as opposed to the entry of data via.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
Timer Timer is a device, which counts the input at regular interval (δT) using clock pulses at its input. The counts increment on each pulse and store.
Chapter 2 Basic Principle of PLC PLC Configuration &Function   Basic Configuration  CPU  Memory  Programming Interface  Communication.
Microprocessor. Interrupts The processor has 5 interrupts. CALL instruction (3 byte instruction). The processor calls the subroutine, address of which.
Timers and Counters by Dr. Amin Danial Asham. References  Programmable Controllers-Theory and Implementation, 2nd Edition, L.A. Bryan and E.A. Bryan.
INTRODUCTION TO PIC MICROCONTROLLER. Overview and Features The term PIC stands for Peripheral Interface Controller. Microchip Technology, USA. Basically.
PLC ARCHITECTURE – Memory 2 by Dr. Amin Danial Asham.
Sequencers SQO,SQC,SQL.
Do-more Technical Training Memory Types. (1) Physical I/O (2) System Memory (3) User Memory.
S7-200 PLC training courses
Electronic Devices and Circuit Theory
BRX Technical Training
SPiiPlus Training Class
Do-more Technical Training
BRX Technical Training
Do-more Technical Training
Timers and Event Counters
Do-more Technical Training
Do-more Technical Training
Do-more Technical Training
9 CHAPTER PLC Counter Instructions. 9 CHAPTER PLC Counter Instructions.
BRX Technical Training
Atmega32 Architectural Overview
Do-more Technical Training
68HC11 Interrupts & Resets.
BRX Technical Training
Do-more Technical Training
Do-more Technical Training
Profinet with the AKD Training and Overview Rev. C Sept
Refer to Chapter 10 in the reference book
BRX Technical Training
Chapter 10 © 2011, The McGraw-Hill Companies, Inc.
AVR Addressing Modes Subject: Microcontoller & Interfacing
BRX Technical Training
Do-more Technical Training
Do-more Technical Training
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
BRX Technical Training
Siemens Step 7 Project with Controllere in 7 Steps: Step 1
Chapter 12 © 2011, The McGraw-Hill Companies, Inc.
MicroEconomix 1500 RSLogix 500 LAB#2
Discrete Versus Analog Devices
Profinet with the AKD Training and Overview, with Siemens TIA Portal Rev. D May 10, 2018 Jimmy Coleman.
Lecture 18 Interrupt 동국대학교 홍유표.
BRX Technical Training
Lecture 9: TI MSP430 Interrupts & Low Power Modes
Do-more Technical Training
Profinet with the AKD Training and Overview Rev. C Sept
Objective- To graph a relationship in a table.
Presentation transcript:

BRX Technical Training High-Speed I/O (Table-Driven Outputs)

High-Speed I/O BX10 BX10E 6 discrete IN (all high-speed) 4 discrete OUT (2 high-speed) No analog IN No analog OUT No Ethernet port BX10E 1 analog IN 1 analog OUT Ethernet port

High-Speed I/O BX18 BX18E 10 discrete IN (all high-speed) 8 discrete OUT (4 high-speed) No analog IN No analog OUT No Ethernet port BX18E 1 analog IN 1 analog OUT Ethernet port

High-Speed I/O BX36 BX36E 20 discrete IN (10 high-speed) 16 discrete OUT (8 high-speed) No analog IN No analog OUT No Ethernet port BX36E 4 analog IN 2 analog OUT Ethernet port

High-Speed Outputs (Table-Driven Outputs) TDO = Table Driven Outputs Select Device Name & Output TDO trigger high-speed outputs in response to: High-speed Counters High-speed Timers Pulse Outputs Use instructions to setup and manage: TDOPRESET “Load Preset Table” TDOPLS “Load Programmable Limit Switch” TDODECFG “Deconfigure”

High-Speed Outputs (Table-Driven Outputs) TDOPRESET “Load Preset Table for Table Driven Output” Takes control of a TDO and loads a table of actions to be performed at specific count values Once table is loaded, instruction has exclusive control of TDO TDODECFG instruction must be used to cause instruction to relinquish control of the TDO Table can be located in the instruction itself or in the PLC memory If in the PLC memory, there is a configurator to aid in creating tables there Each Preset Table can have up to 64 steps Steps can use constants or variables (read when instruction is 1st enabled) Reset the TDO’s structure member, .EnableOutput, to OFF to stop the table from writing its state data to the TDO

High-Speed Outputs (Table-Driven Outputs) Conceptual Model of TDO control of a real-world output Y0 (in this example) is the real-world output being controlled To take control away from the table, use a TDODECFG, then a different table can be used TDOPRESET (TDOPLS) Step1 Step2 Step3 Step4 … The .OutputState bit always shows what the table “wants” to do The .EnableOutput bit is automatically ON when the input leg is triggered, but can be manually turned OFF to interrupt table control Input leg triggers TDOPRESET (or TDOPLS) to take exclusive control of the real-world output

High-Speed Outputs (Table-Driven Outputs) TDOPRESET “Load Preset Table for Table Driven Output” (details) Select the TDO Configure if necessary Select Master Register High-speed Ctr/Tmr 1-3 Accumulator Pulse Output 1-3 Position (@Axis1-3) Initialize .OffsetInputVal – current count value from the Master Register can be offset by a fixed amount before the comparison in the Step is performed by entering that offset value here

High-Speed Outputs (Table-Driven Outputs) TDOPRESET “Load Preset Table for Table Driven Output” (continued) Source Register Scaling Raw Pulse Counts (no scaling) Use Source Register Scaling – table values use the scaling of the Master Register Load Raw Preset Table from Data Block – tells instruction the table exists in the PLC (must be online) & therefore not in the instruction itself Table Start Address – must be signed double-word locations Number of Preset Steps Table Data Block Range – shows the range used <PLC TDO Preset Table Editor…> - pulls up a dialog to help create the table in PLC memory

High-Speed Outputs (Table-Driven Outputs) TDOPRESET “Load Preset Table for Table Driven Output” (continued) Some Preset Functions require a Function Parameter: Pulse ON (µSec) Pulse OFF (µSec) Data can be imported from a .CSV file

High-Speed Outputs (Table-Driven Outputs) TDOPLS “Load Programmable Limit Switch Table for Table Driven Output” Pairs of values are configured in a table that define a range of counts where the TDO is either ON or OFF (depending on the Default Output State) Configuring the instruction is nearly identical to the TDOPRESET instruction with the exception of: Defining the Default Output State (OFF/ON) Graph showing entries of PLS table

High-Speed Outputs (Table-Driven Outputs) TDODECFG “Deconfigure Table Drive Output” Unloads the Preset Table or the PLS Table from a TDO and causes it to relinquish control

High-Speed Outputs (Table-Driven Outputs) Structure Members of TDO: .EnableOutput (bit; R/W) – automatically set ON when TDOPRESET or TDOPLS is executed; automatically reset OFF when TDODECFG is executed; manually reset to OFF to prevent a TDOPRESET or TDOPLS from writing to the TDO without having to execute a TDODECFG .ResetLevel (bit; R/W) – set ON to hold the TDOPRESET to Step0 .ResetEdge (bit; R/W) – rising edge resets the TDOPRESET to Step0; instruction resets OFF to indicate the reset happened .OutputState (bit; RO) – indicates what the TDOPRESET or TDOPLS table is “wanting” to do to the TDO; will happen if .EnableOutput is ON; will not if it is OFF .StepNumber (signed byte; RO) – current active Step of the TDOPRESET or TDOPLS table .InputValOffset (signed DWord; R/W) – the current count value from the Master Register (of TDOPRESET or TDOPLS) can be adjusted by a fixed amount before the comparison in the Step is performed by entering that offset value here