P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional.

Slides:



Advertisements
Similar presentations
April 30, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Advertisements

M. Kreider, T. Fleck WhiteRabbit 1 WhiteRabbit Timing System.
Martino Ruppi – KM3NeT 16 – 18 April Pylos Clock distribution and absolute time calibration in NEMO phase 1 Martino Ruppi INFN di Bari.
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
H.Z. Peek Nikhef Amsterdam Electronics- Technology VLVnT11 Erlangen12-14, October White Rabbit Sub-Nanosecond timing over Ethernet H.Z. Peek......
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Stefano russo Universita’ di Napoli Federico II & INFN Km3Net meeting Pylos 16–19/4/2007 The NEMO DAQ electronics: Actual characteristics and new features.
August 06, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
May 29, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
September 11-12, 2013KM3NeT, CLBv2 Workshop Valencia Peter Jansweijer Nikhef Amsterdam Electronics- Technology Shore station brainstorm 1.
December 04, 2013KM3NeT, CLBv2 Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Precise measurement of physical link delay 802.1as, IEEE 802 plenary Lu Huang
Trigger Workshop: Greg Iles Feb Optical Global Trigger Interface Card Dual CMC card with Virtex 5 LX110T 16 bidirectional.
January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
PeterJ Slide 1 Oct 14, 2008 Transfer exact timing using a coded data communication channel.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 14, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
VCL-SE IEEE-1588v2 PTP Protected Synchronous Packet-Optical Transport Interface Presentation.
November 2014, Groningen/Dwingeloo, the Netherlands 3rd International VLBI Technology Workshop Peter Jansweijer Nikhef Amsterdam Electronics- Technology.
H.Z. Peek Nikhef Amsterdam Electronics- Technology KM3NeT General Assembly Meeting Catania, 20-23, February White Rabbit Sub-Nanosecond timing over.
Genova May 2013 Diego Real – David Calvo IFIC (CSIC – Universidad de Valencia) CLBv2 1.
March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology November 21, 2012KM3NeT, CLBv2 Meeting via EVO KM3NeT CLBv2 1.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
May 8, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Peter Jansweijer Nikhef Amsterdam Electronics- Technology September 19, 2012KM3NeT, CLB/DAQ Videocon KM3NeT CLBv2 1.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
July 31, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
DHH progress report Igor Konorov TUM, Physics Department, E18 DEPFET workshop, Bonn February 7-9, 2011 Outline:  Implementation synchronous clock distribution.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
April 10, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.
Data Link Issues Relates to Lab 2.
Off & On Shore Electronics overview KM3Net APC Paris 05 / 09 / 2012 Frédéric LOUIS.
A DWDM link for Real-Time data acquisition systems
F. Odorici - INFN Bologna
White Rabbit and KM3NeT Peter Jansweijer, on behalf of KM3NeT
Presented by Cédric Vulliez 12 April 2017
Data Link Issues This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point.
Pedro Moreira CERN BE-CO-HT
Results with the RPC system of OPERA and perspectives
DAQ read out system Status Report
The Data Handling Hybrid
Improving IEEE 1588 synchronization accuracy in 1000BASE-T systems
Beam Wire Scanner (BWS) serial link requirements and architecture
Status on development of a White Rabbit Core
The White Rabbit MCH Javier Serrano on behalf of Tomasz Włostowski
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
Status of NA62 straw readout
“FPGA shore station demonstrator for KM3NeT”
Control of ASICs via GBTx
Creation of a reference design in standard mode
White Rabbit in KM3NeT Mieke Bouwhuis NIKHEF 9th White Rabbit Workshop
PTPv1 and PTPv2 translation IN FTI Systems
Sub-nanosecond Time Synchronization Mechanism for Radio Interferometer Array
The White Rabbit Fieldbus
TELL1 A common data acquisition board for LHCb
A Sub-sea Node Network for KM3NeT
Kostas Manolopoulos Tasos Belias
Data Link Issues This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point.
Lab 1 – Synchronous communication (Physical Layer)
Synchronization over Ethernet
The Read Out Driver for the ATLAS Muon Precision Chambers
Data Link Issues Relates to Lab 2.
Commodity Flash ADC-FPGA Based Electronics for an
FPGA Based Trigger System for the Klystron Department
Synchronization Requirements and Solutions for n
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
Data Communication Real-Time Semi Real-Time Store and forward
TTC setup at MSU 6U VME-64 TTC Crate: TTC clock signal is
Presentation transcript:

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 1 Measuring time offset over a bidirectional data link using FPGAs P.P.M. Jansweijer, H.Z. Peek

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting KM3NeT 2 OM Why measure time offset? Shore Station GPS OM 1 km OM Distributed: 1 cubic kilometer Synchronize system timing High precision: ~ 1 ns = “Measurement and control application”

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 3 Measurement and control application example - II (Super) LHC P4 P5P5 P8 P2CCR TTC backbone TTC off-detector TTC on-detector From a presentation given at the ATLAS Upgrade "ROD" Workshop Sophie Baron – CERN June 18, 2009 Synchronize system timing High precision: aim < 100 ps Distributed: LHC diameter 8,6 Km

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 4 measure time offset? How measure time offset? Clock & Data coded into one stream DC-Balance Special code-groups / Word Alignment Could we use existing serial communication channels to measure propagation delay? Serial Communication Coding Properties:

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting Regenerate clock at the receiver Using a barrel shifter for word alignment delay known with bit clock resolution 8B/10B coded channel example Bit Clk Data 0 K D K x Dx.Y xxxxxyyyy IDLETiming marker Details :VLVnT09, October 15, 2009 in Athens Presentation: Paper: K28.5 RxRec Clk IDLE

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 6 Start Test-Bed Transmitter Tx FPGA SerDes PCI Expressx1 Evaluation Board Rx FPGA SerDes ML507 Board LEDs Stop 100 Km fiber MHz MHz Test-Bed Receiver Measure propagation delay using FPGA SerDes Word Alignment information one direction from Transmitter to Gbps History of WHAT has been done First test setup

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 7 Rx FPGA (Stop) Tx FPGA (Start) Start Stop 50 Km fiber 50 Km fiber Test-bed Receiver Test-bed Transmitter First test setup

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 8 First test setup conclusions It is feasible to measure propagation delay over an 8B/10B coded link over 100 Km of fibre. A Gbps serial link provides a resolution of 320 ps. This can be implemented in FPGA Presented at the VLVnT09, October 15, 2009 in Athens Presentation: Paper:

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 9 Master Tx Rx SFP Slave Rx Tx SFP RxUsrClk TxUsrClk RxUsrClk Start Stop History of WHAT has been done Second test setup Measure time offset between a master and slave Bidirectional Loopback the recovered 1.25 Gbps conform standard IEEE (1000BASE-X, Gigabit Ethernet)

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 10 Second test setup MasterSlave Start Stop 10 Km fiber Stop Clock Loopback (DPLL) VCXO DAC

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 11  Reference Clk Fine time Count Coarse time Start Stop Master SFP Slave Rx Tx SFP RxUsrClk TxUsrClk RxUsrClk 1.# of system clocks 2.# bit clocks (i.e. barrel shifts) 3.Phase between Master node Tx and Rx clock t offset Tx Rx Second test setup conclusions It is feasible to measure time offset between a master and a slave node Time offset is determined by: For details please see Technical Report “ETR ”: Gpbs ps 20 x #bit clocks 800 ps

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 12 The ultimate goal: End-Node Timing aware Ethernet switches and End-Nodes i.e. normal switches / nodes with some extra hardware to facilitate synchronous Ethernet and Precision Timing Protocol (PTP) Primary Reference Clock (GPS) CPU Farm

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 13 White Rabbit Project at CERN Open Hardware “White Rabbit is a fully deterministic Ethernet-based field bus for general purpose data transfer and synchronization. The aim is to be able to synchronize ~1000 nodes with sub-ns accuracy over fiber and copper lengths of up to 10 km. The key technologies used are Synchronous Ethernet and PTP (IEEE 1588).” Share knowledge on switches, Synchronous Ethernet and PTP

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 14 The perfect symbiosis! Next goal: create a “White Rabbit IP-Core” Software Switches Timing ? Top Down Bottom up Software? Switches? Timing “We:” White Rabbit: Cooperation

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 15 White Rabbit IP-Core things to be done… Second test setup hardware facilitates fine time measurement, however it does not include actual time stamping and the software for PTP (IEEE 1588). Time stamping functionality must be added. A media access control (MAC) service interface must be added and PTP time stamps must be synchronized to the data packets (IEEE P802.3bf) All functionality should be included in an IP-core such that it is easy for users to implement a timing aware Ethernet interface.

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 16 Thank you

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 17 Future research - II EPDSPDPayload OSI model Physical and Data Link layer Use standards  IEEE “CSMA/CD “ (Ethernet)  IEEE 1588 “Precision Clock Synchronisation Protocol (PTP)”  IEEE P802.3bf “Ethernet Support for Time Synchronization Protocol”; In preparation… xxxxx K28.5D16.2K27.7Dx.Y /I//S//D/ Dx.Y /D/

P. Jansweijer Nikhef Amsterdam Electronics- Technology Amsterdam July 5-6, 2010KM3NeT: General WPF/L meeting 18 Master time t pd 1 Slave time t offset t disp  mTx  sRx  mRx  sTx 1 2 Time offset and fibre dispersion (t disp = ps over 10.7 km => D( ) = l416 ps/km)