On detector electronics: High voltage part Tilecal session in ATLAS upgrade week (Tuesday 10 November 2009) François Vazeille  What are the constraints.

Slides:



Advertisements
Similar presentations
Status of the Clermont-Ferrand R&D works Tilecal upgrade meeting at CERN (11 February 2015) François Vazeille on behalf of Clermont-Fd team ● Active Dividers:
Advertisements

Observations and next works from the recent tests of the insertion tools of Mini-Drawers at CERN Roméo Bonnefoy and François Vazeille Tilecal Operation.
Reproduction interdite © ALMA EUROPEAN CONSORTIUM Reproduction forbidden Design, Manufacture, Transport and Integration in Chile of ALMA Antennas Page.
1 WP 10- High Voltage ’06 March 23 rd HV Trip studies  See previous meetings for the foreseen tests on LBC44  Started late by Clermont people when Clermont.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
DCal Meeting
Active Dividers Tilecal upgrade meeting at Stockholm (3-5 June 2013) François Vazeille on behalf of Roméo Bonnefoy, Michel Crouau (Now retired) Dominique.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
1 Ist Virgo+ review Cascina H. Heitmann Alignment: Virgo+ changes.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
V. Bobillier1 Long distance cable installation status Calorimeter commissioning meeting.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
High Voltage System outside Drawers Tilecal upgrade meeting at Stockholm (3-5 June 2013) François Vazeille on behalf of Roméo Bonnefoy, Christian Fayard,
CIDB The PSI Controls Inventory DataBase Timo Korhonen, PSI (for the CIDB Team)
M&O status and program for ATLAS LAr calorimeter R Stroynowski (on vacations)
Mobile DAQ Testbench ‘Mobi DAQ’ Paulo Vitor da Silva, Gerolf Schlager.
Status of the Remote HV System 10 June 2015 TileCal week, upgrade session Roméo Bonnefoy, Romain Madar and François Vazeille ● Summary of performances.
Hall D Electronics Review (July 23-24) Elton Smith Hall D Collaboration Meeting August 4-6.
M. Letheren, LECC 1 June 2001; Status of RD49 and COTS; objectives of one day review1 Status of RD49 and COTS and objectives of a one-day review RD49 -
CMS Experiment at the LHC, CERN Date Recorded: :21 CET Run/Event: / Candidate Collision Event Report from Belgium Michael Tytgat.
AT-MEI-PE, RD, LIUWG 31-JUL R. Denz AT-MEI-PE LHC Luminosity Upgrade Protection of the Inner Triplet, D1, Correctors and Superconducting Links/Leads.
Fifth CMS Electronics Week EASY: a new SY1527-based Embedded Assembly SYstem May 7th, 2003 CAEN SpA.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
Summary Plans Content Module assembly at CERN and Dubna Readout DAQ Procurement Stacking Summary.
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
November 1, 2004 ElizabethGallas -- D0 Luminosity Db 1 D0 Luminosity Database: Checklist for Production Elizabeth Gallas Fermilab Computing Division /
R. Fantechi. Shutdown work Refurbishment of transceiver power supplies Work almost finished in Orsay Small crisis 20 days ago due to late delivery of.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
6 September 2007VELOEddy Jans 0 VELO-installation++ activities September 6, 2007 General items Detector installation plans.
R&D status of the very front end ASIC Tilecal week (7 October 2011) François Vazeille Jacques Lecoq, Nicolas Pillet, Laurent Royer and Irakli Minashvili.
Performances of the HV system out of Drawers Roméo Bonnefoy, Robert Chadelas, Christian Fayard, Marie-Lise Mercier, Eric Sahuc and François Vazeille (LPC.
Upgrade of the TileCAL LVPS System Gary Drake Argonne National Laboratory, USA In Collaboration with The University of Chicago CERN Feb. 25, 2009 ATLAS.
The Tile PMTs From the PMT design studies to the production and QA tests François Vazeille LPC Clermont-Ferrand On behalf of many people who worked on.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Within ATLAS both TILECal and LAr are planning upgrades to the readout systems - current systems will reach limits on radiation exposure aging of components.
Faculty of Physics, University of Belgrade Collaboration meeting, Budapest 15 th of May, ToF-L/R detector HV upgrade Jovan Puzović, Faculty of Physics,
Faculty of Physics, University of Belgrade Collaboration board meeting 31 th of January, ToF-L/R detector HV upgrade Jovan Puzović, Faculty of Physics,
Requested hardware for Clermont-Ferrand in the test beam 2015 September 23 Roméo Bonnefoy and François Vazeille This material is provided by LPC and Collaboration:
Status of FATALIC and its MB Tile Upgrade session during the AUW Wednesday, 20 April 2016 François Vazeille on behalf of the Clermont-Ferrand team, in.
Information about Multi-conductor cables of the Remote HV option Wednesday Tile upgrade meeting 10 February 2016 François Vazeille (LPC Clermont-Ferrand)
Status of Clermont-Ferrand R&D works Tiles session in AUW François Vazeille LPC Clermont-Ferrand ● Mechanics ● External High Voltage Power Supply ● Active.
US CMS Phase 2 R&D Discussion 30-July-2013 “Phase 2 muon R&D” J. Hauser, UCLA  Expected wire accumulated charge at 3000 fb-1 for various chamber types.
Clermont-Ferrand requests for the Test Beam Vidyo meeting, 29 July 2015 François Vazeille -Remote HV System -Front End electronics Hypothesis: Some Mini-Drawers.
Status of the Remote HV Tile Upgrade session during the AUW Wednesday, 20 April 2016 François Vazeille on behalf of the Clermont-Ferrand team  Same set-up.
Discussion on the integrator specifications with comparison of the 3 options Debriefing meeting at LPC, 28 April 2016 François Vazeille  Summary of the.
Answers to Barcelona questions about Mini-Drawers and comments Tilecal upgrade meeting CERN (24 June 2013) François Vazeille on behalf of Roméo Bonnefoy,
Last upgrade R&D results on the LPC works
"Drawer Mechanics - MiniDrawer"
Tile Upgrade Workshop (CERN- February 2008, 8 and 9)
Upgrade activities at Clermont-Ferrand
of the High Voltage part of the on-detector electronics
TileCal issues and Combined Performance
CERN R&D plans and Infrastructures
ACTIVE DIVIDER for anode currents up to 10 microamps
Tile Upgrade Workshop (CERN- February and 9)
TileCal upgrade EVO meeting Demonstrator tesks
Concept of Drawers Thoughts on Drawers and mini-Drawers: Small story
Mini-drawers, FE-ASIC , Integrator
Tilecal week (8 February 2012)
R&D on the sliding comparison of standard and mini-drawers
Status of upgrade works at Clermont-Ferrand
Summary/Conclusions of the SuperB PID Sessions.
HV distribution and discussion
Status of Full Simulation for Muon Trigger at SLHC
Tilecal session in ATLAS upgrade week (Tuesday 10 November 2009)
First noise measurements in the FATALIC option
Presentation transcript:

On detector electronics: High voltage part Tilecal session in ATLAS upgrade week (Tuesday 10 November 2009) François Vazeille  What are the constraints for the Dividers and the HV regulation? the Dividers and the HV regulation?  Proposed R&D scheme  Status at Clermont-Ferrand 1

What are the constraints for the Dividers and the HV regulation? 2  HV Dividers (see the specifications in my previous talks) - To fit the space inside the PMT Blocks, as interface in between the PMT and the 3in1 card without any cable. - To keep the PMT linearity in the extreme sLHC luminosity, within 1%.  HV regulation (see the specifications in my previous talks) - To reach at least the 0.5 V rms regulation stability, as specified by Tilecal. - To be better by reaching the present ATLAS performances at least 10 times better. - To improve the present reliability and to bring new facilities (Individual switching, access…) knowing that the radiations will be bigger by about a factor 10 in the pit.  In any case, the cost and the funding will drive the final solution.

Proposed R&D scheme 3 DIVIDERS  New design using transistors in the last stages.  Comparison tests of old/new designs using the PMT Test Bench, by putting DC currents simulating the MB induced events at sLHC.  Choice of active components with respect to the expected radiation, and radiation tests of new Dividers.  Rebuilding of the Divider Test Bench.  Final scheme fitting the final 3in1 new design Depending from the 3in1 schedule 0.5 FTE (0.25 Ie, 0.15 Tm, 0.1 on-line) 0.6 FTE (0.3 Ie, 0.1 Tm, 0.2 on-line) Man power not yet estimated but not big.

4 HV REGULATION - 6 solutions + ASIC Options * - Manpower if chosen On DrawersUSA15 Option 0: Full re-use - Aging: at least 15 years old in Radiations? True radiation level waited. - Compatibility with new Drawers. - No R&D manpower, except maintenance. Option 3: Re-use of present cards - Aging: at least 15 years old in Integration in USA Racks: space? - Long cables for services + Drawer Bus. - R&D manpower : 2.0 FTE (0.5Ie, 0.5Te, 0.5Tm on-line) Option 1*: New design with COTs - New radiation tests. - New design. - R&D manpower: 4.0 FTE (2Ie, 1Te Test Benches on-line) Option 4*: New design - Conception and integration in USA15, including HV source (commercial?). - Long cables for services + Drawer Bus. - R&D manpower : 3.5 FTE (1.5Ie, 0.5Te, 0.5Tm, Test Benches on-line) Option 2*: New design with radhard components … COST! - Radiation tests to validate. - New design - R&D manpower : 4.0 FTE (2Ie, 1Te Test Benches on-line) Option 5: Commercial solution (CAEN?) … COST! - Integration and long cables for services + Drawer Bus. - R&D manpower : 1.5 FTE (0.5Ie and Te, 0.5Tm on-line)

In 2010: - Comparison of the 6 (or 9) solutions, including the costs. R&D manpower: 1 Ie. - Propositions and final choice, knowing that the funding will play an important role.  Schedule: In : Final design, with new Test Benches and other tests  See the previous table for the requested manpower. 5

Status at Clermont-Ferrand 6 DIVIDERS New design - Made (Michel Crouau). - Order of components for 20 Dividers.  Delivery end January Lab tests on some Dividers  First validation.  Design and validation of new Divider Test Bench (Not before February). - Systematic tests on the new Divider Test Bench, then on the PMT Test Bench. using 20 PMT/Divider sets, before July. Divider Test bench (from the previous Test Bench) - Mechanics: OK (Pierre Verdier). - Electronics and commands: OK  new Labview version (Roméo Bonnefoy), except new test about DC current injection in transistors: in progress. - On-line: in progress, Roméo then Patrick Lafarguette. Radiation tests to organize and to prepare in 2010, with an active Test Bench during the radiation exposure. At this moment: fits the foreseen schedule, with manpower in and funding in 2009 (10 K€).

HV REGULATION  The Clermont-Fd team is officially authorized (by LPC management) to work on the comparison in 2010, and to make preliminary tests when requested. - Manpower as requested : 1 Engineer in electronics. - Table of options: first studies in 2009 by Robert Chadelas, including the first cost estimates (From 0.5 M€ to more than 3 M€). - Activity going on in 2010, including special tests (Regulation loop, long cables and noise…).  Once the final option will be chosen by Tilecal  New request for manpower to LPC management. 7