FPGA Helix Tracking Algorithm -- VHDL implementation Yutie Liang, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Jens Sören Lange, David Münchow, Björn.

Slides:



Advertisements
Similar presentations
Prospects for X(3872) Detection at Panda Jens Sören Lange, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Stephanie Künze, Yutie Liang, David Münchow, Björn.
Advertisements

News on PXD Readout Issues Sören Lange, Universität Gießen, Belle II DAQ/TRG, KEK, 七夕, 平成 21.
Computing EVO meeting, January 15 th 2013 Status of the Tracking Code Gianluigi Boca, Pavia University.
The Silicon Track Trigger (STT) at DØ Beauty 2005 in Assisi, June 2005 Sascha Caron for the DØ collaboration Tag beauty fast …
Vertex Reconstructing Neural Networks at the ZEUS Central Tracking Detector FermiLab, October 2000 Erez Etzion 1, Gideon Dror 2, David Horn 1, Halina Abramowicz.
Some mediation on fast track reconstruction of BESIII Wang Dayong Mar 10,2004.
1 Tracking Reconstruction Norman A. Graf SLAC July 19, 2006.
MdcPatRec Tracking Status Zhang Yao, Zhang Xueyao Shandong University.
KIP Ivan Kisel JINR-GSI meeting Nov 2003 High-Rate Level-1 Trigger Design Proposal for the CBM Experiment Ivan Kisel for Kirchhoff Institute of.
Mitglied der Helmholtz-Gemeinschaft Calibration of the COSY-TOF STT & pp Elastic Analysis Sedigheh Jowzaee IKP Group Talk 11 July 2013.
Normal text - click to edit HLT tracking in TPC Off-line week Gaute Øvrebekk.
Status of BESIII Event Reconstruction System Zepu Mao IHEP BESIII Annual Meeting 2005/05/29.
Studying the efficiency and the space resolution of resistive strips MicroMegas Marco Villa – CERN MAMMA meeting Tuesday, 13 th December 2011 CERN, Geneva.
A Clustering Algorithm for LumiCal Halina Abramowicz, Ronen Ingbir, Sergey Kananov, Aharon Levy, Iftach Sadeh Tel Aviv University DESY Collaboration High.
Modeling PANDA TDAQ system Jacek Otwinowski Krzysztof Korcyl Radoslaw Trebacz Jagiellonian University - Krakow.
1 QuickSim - brief introduction - Akiya Miyamoto KEK 22 June 2005 GLD meeting See also.
Fast Tracking of Strip and MAPS Detectors Joachim Gläß Computer Engineering, University of Mannheim Target application is trigger  1. do it fast  2.
Roberto Barbera (Alberto Pulvirenti) University of Catania and INFN ACAT 2003 – Tsukuba – Combined tracking in the ALICE detector.
C. Milsténe1 Muon Purity and Detection Efficiency Variation With Depth in an SiD Type Detector C. Milstene- Fermilab SiD Workshop- SLAC- October-2006 In.
The DØ Silicon Track Trigger Wendy Taylor IEEE NSS 2000 Lyon, France October 17, 2000  Introduction  Overview of STT  STT Hardware Design u Motherboard.
1 DT Local Reconstruction on CRAFT data Plots for approval CMS- Run meeting, 26/6/09 U.Gasparini, INFN & Univ.Padova on behalf of DT community [ n.b.:
FIRST RESULTS OF THE SILICON STRIP DETECTOR at STAR Jörg Reinnarth, Jonathan Bouchet, Lilian Martin, Jerome Baudot and the SSD teams in Nantes and Strasbourg.
Current Status of MDC Track Reconstruction MdcPatRec Zhang Yao, Zhang Xueyao
12/20/2006ILC-Sousei Annual KEK1 Particle Flow Algorithm for Full Simulation Study ILC-Sousei Annual KEK Dec. 20 th -22 nd, 2006 Tamaki.
VXDBasedReco TRACK RECONSTRUCTION PERFORMANCE STUDIES Bruce Schumm University of California at Santa Cruz ALCPG Workshop, Snowmass Colorado August 14-28,
1 MDC Track Finding at BESIII Zang Shilei BES Annual Meeting (Jun 1, 2005) ______________________________________ -Outline- 
SiD Tracking in the LOI and Future Plans Richard Partridge SLAC ALCPG 2009.
MICE Tracker Software A. Dobbs CM32 9 th Feb 2012.
Siena, May A.Tonazzo –Performance of ATLAS MDT chambers /1 Performance of BIL tracking chambers for the ATLAS muon spectrometer A.Baroncelli,
BESIII offline software group Status of BESIII Event Reconstruction System.
Outline Description of the experimental setup Aim of this work TDC spectra analysis Tracking method steps Autocalibration Single tube resolution Summary.
Object-Oriented Track Reconstruction in the PHENIX Detector at RHIC Outline The PHENIX Detector Tracking in PHENIX Overview Algorithms Object-Oriented.
Tracking software of the BESIII drift chamber Linghui WU For the BESIII MDC software group.
FPGA Helix Tracking Algorithm for PANDA Yutie Liang, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Jens Sören Lange, David Münchow, Björn Spruck, Milan.
Nikhef Scientific Meeting 2000Onne Peters D0 Muon Spectrometer December 14-15, Amsterdam Onne Peters Nikhef Jamboree 2000.
FPGA Helix Tracking Algorithm for PANDA Yutie Liang, Martin Galuska, Thomas Geßler, Jifeng Hu, Wolfgang Kühn, Jens Sören Lange, David Münchow, Björn Spruck,
FPGA Helix Tracking Algorithm with STT Yutie Liang, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Jens Sören Lange, David Münchow, Milan Wagner II. Physikalisches.
GSI, December 7 th, 2009 Status of the Pattern Recognition with the STT system alone. Gianluigi Boca 1.
14/06/2010 Stefano Spataro Status of LHE Tracking and Particle Identification Status of LHE Tracking and Particle Identification Stefano Spataro III Panda.
Vienna, PANDA meeting, December 1 st, 2015 Universita’ di Pavia Italy Track efficiency and contamination in Road Finding Pattern Recognition when the interaction.
Torino, June 15 th, 2009 Status of the Pattern Recognition with the Hough transform and the STT system alone. Gianluigi Boca 1.
Gianluigi, 10 Sep 2012 Paris, September 10 th 2012 Status of the Pattern Recognition Code Gianluigi Boca GSI & Pavia University 1.
Frascati September 8 th, 2014 Universita’ di Pavia Italy Improvements in the offline Pattern Recognition in the 20 MHz interaction rate environment Gianluigi.
FPGA Helix Tracking Algorithm with STT
Status of the Pattern Recognition with
PANDA collaboration meeting FEE session
STT Detector risk’s assessment
M. Tiemens The hardware implementation of the cluster finding algorithm and the Burst Building Network.
M. Kuhn, P. Hopchev, M. Ferro-Luzzi
STT pattern recognition improvements since last December meeting and
Status of the Pattern Recognition with the Hough
Progress on the online tracking algorithm
Hit Triplet Finding in the PANDA-STT
Tracking results from Au+Au test Beam
the Pattern Recognition Workshop
Resolutions in the central tracker without the Mvd system
Status of the Offline Pattern Recognition Code GSI, December 10th 2012
Tracking Pattern CM LII
Update on the FPGA Online Tracking Algorithm
Study of T0 Extraction in the Online Tracking Algorithm
Tracking Pattern Recognition
DT Local Reconstruction on CRAFT data
Status of the Offline Pattern Recognition Code Goa, March 12th 2013
The Silicon Track Trigger (STT) at DØ
Alignment of the PHENIX Silicon Vertex Tracker (VTX) in 2014
Hough Transform on SZ Plane
Status of LHETRACK Tracking with STT+MVD Stefano Spataro
The LHCb Level 1 trigger LHC Symposium, October 27, 2001
road – Hough transform- c2
Wendy Taylor STT Meeting Fermilab September 28, 2001
Presentation transcript:

FPGA Helix Tracking Algorithm -- VHDL implementation Yutie Liang, Martin Galuska, Thomas Geßler, Wolfgang Kühn, Jens Sören Lange, David Münchow, Björn Spruck, Milan Wagner II. Physikalisches Institut, JUSTUS-LIEBIG-UNIVERSITÄT GIESSEN Dec

2 Outline 1. Introduction to the STT 2. Road finding and momentum calculation 3. Implementation with VHDL 4. Summary and outlook

3 Straw Tube Tracker (STT)  4636 Straw tubes  planar layers axial layers (green) in beam direction 4 stereo double-layers for 3D reconstruction, with ±2.89 skew angle (blue/red) From STT : Wire position + drift time

4 Tracking Algorithm -- Road Finding Hit Tube_ID Layer_ID Hit: Seg_ID (3 bits) + LayerID (4 bits) + Tube_ID (6 bits) + Arrival time 1: Start from inner layer 2: Attach neighbour hit to tracklet layer by layer Boundary between two segments. Number of neighbor: 4 in axial layer; 6 in stereo layer

Known : x i, y i, d i Question: To determine a circle, x 2 + y 2 + ax + by + c = 0 Method: Minimize the equation E 2 = ∑(x i 2 + y i 2 + a x i + b y i + c) 2 (1/d i ) 2 S x = ∑x i … S xx = ∑x i x i … S xxx = ∑x i x i x i … Tracking Algorithm -- helix parameters calculation 5 1) Circle para. 2) Track quality. x y x c, y c, R

6 Pz Reconstruction 1: The radius, the position of the helix center in the XY plane are determined. 2: Φ = kZ + Φ 0 z y x One cylinder the helix lies in. Based on Pt determined before One straw tube Track need to be tangent to the crossing ellipse. Crossing points (ellipse) Gianluigi Boca and Panda Collaboration, Panda STT TDR, 2012

Known : z i, Φ i, d i Question: To determine a line, Φ + kz + Φ 0 = 0 Method: Minimize E 2 = ∑(Φ i + kz i + Φ 0 ) 2 (1/d i ) 2 7 z(cm) Φ Pz Reconstruction

VHDL Implementation VHDL: Very-high-speed integrated circuits Hardware Description Language. Square root : Look-up table (1-2000)  … Division: Look-up table a/b = (a*2^n) / (b*2^n) b*2^n in (0.5-1) 8

Square Root Operation 384 bins in the range of 1 ~ 4, error ~ 0.4% sqrt_array_dyn(0) <= " "; sqrt_array_dyn(1) <= " "; …… sqrt_array_dyn(383) <= " "; (Xc, Yc)  R C++ VHDL Xc: Yc: R: (0.33%) Zi: C++ VHDL 29.4 ± ± ± ±8.1 9 Black: C++ Red: VHDL z(cm) Φ

Square Root Operation C++ VHDL Xc: Yc: R: (0.01%) Zi: C++ VHDL 29.4 ± ± ± ± bins in the range of 1 ~ 4, error ~ 0.4% Linear extrapolation, precision improves 10 z(cm) Φ

Hit reading For one event with 100 hits (6 tracks): 14 μs Road finderPt extractionPz extraction Performance at FPGA (100 cc)(50 cc X 6) (120 cc X 2 X 6)(60 cc X 2 X 6) 11

Performance at FPGA For one event with 100 hits (6 tracks): 7 μs Hit readingRoad finderPt extractionPz extraction (100 cc)(50 cc X 6) (120 cc X 2 X 6)(60 cc X 2 X 6) 12

Tracking at FPGA -- at low event rate Data flow: Hit information at PC  FPGA, extract helix para.  PC PC is used to draw hits and helix in the plot. The helix parameters come from FPGA. 13

Tracking at FPGA MHz Data flow: Hit information at PC  FPGA, extract helix para.  PC PC is used to draw hits and helix in the plot. The helix parameters come from FPGA. 14

15 Summary and Outlook  σ_pt : ~ 3.2% σ_pz : ~ 4.2%  7 μs/event (6 tracks), MHz C++VHDL P t 1 st iteration√√ P t 2 nd iteration√√ χ 2 calculation√√ P z 1 st iteration√√ P z 2 nd iteration√√ Next to do:  Optimize the VHDL code.  Include MVD points  Test with PTDAQ.

16 Thank you

VHDL implementation 2D Mapping Hit ToT T0 Ring Buffer Input Interface T0 Tracking module Calc Mom Form tracklet Index 18

19 The Compute Node (CN)

20 Hardware Description Language VHDL, Verilog, SystemC VHDL: Very-high-speed integrated circuits Hardware Description Language. It’s a dataflow language, unlike procedural computing languages such as C++ which runs sequentially, one instruction at a time. AB A1 A2 A3 A4 B1 B2 B3 B4 Signal A3_B1 …; Signal A4_B2 …; A3 <= A3_B1; B1 <= A3_B1; A4 <= A4_B2; B2 <= A4_B2;

21 PC as data source and receiver.  Ethernet.  Optical link (UDP by Grzegorz Korcyl ) (not integrated yet) FPGA FIFO Tracking algorithm Ethernet via Optical Link Setup and Test FIFO

Event #2 Black dashed line: track by MC truth Red line: recon. track Blue: recon. using outer layers drift circles belong to current event (Red) or other events (Green) T 0 information: current event(Red) or other events(Green) 22 Assign a track to the correct event

0.2GeV 0.5GeV 2GeV1GeV 23 Performance study – single track x(cm) y(cm) x(cm) y(cm) x(cm) y(cm) x(cm) y(cm)

Pt = 0.5 GeV/c Pz(input) 0.25 GeV/c : 3.7 % 0.50 GeV/c : 4.0 % 1.00 GeV/c : 4.3 % Pt = 1.0 GeV/c Pz(input) 0.5 GeV/c : 3.1 % 1.0 GeV/c : 3.8 % 2.0 GeV/c : 4.2 % Pt = 2.0 GeV/c Pz(input) 1.0 GeV/c : 3.7 % 2.0 GeV/c : 4.8 % 4.0 GeV/c : 5.2 % Pz reconstruction

To Improve the Momentum Resolution -- using a 2 nd iteration Pt(input) 1 st iteration 2 nd iteration 0.2GeV/c : ± ± GeV/c : 0.5 ± ± GeV/c : 0.99 ± ± GeV/c : 1.85 ± ± Pt(GeV/c) 1 st iteration2 nd iteration x y x c, y c, R

Pz reconstruction Pt = 0.5 GeV/c Pz(input) 0.25 GeV/c : 3.7 % 0.50 GeV/c : 4.0 % 1.00 GeV/c : 4.3 % Pt = 1.0 GeV/c Pz(input) 0.5 GeV/c : 3.1 % 1.0 GeV/c : 3.8 % 2.0 GeV/c : 4.2 % Pt = 2.0 GeV/c Pz(input) 1.0 GeV/c : 3.7 % 2.0 GeV/c : 4.8 % 4.0 GeV/c : 5.2 % 30 z(cm) Φ