Presentation is loading. Please wait.

Presentation is loading. Please wait.

Cache Operation.

Published byBertha Hall Modified over 8 years ago

Similar presentations

Presentation on theme: "Cache Operation."— Presentation transcript:

1 Cache Operation

2 Cache Parameters SIZE = total amount of cache data storage, in bytes
BLOCKSIZE = total number of bytes in a single block ASSOC = associativity, i.e., # of blocks in a set

3 Cache Parameters (cont.)
Equation for # of cache blocks in cache: Equation for # of sets in cache:

4 Address Fields 31 block offset index tag
31 block offset index tag Tag field is compared to the tag(s) of the indexed cache block(s). If there is a match, memory block is there (hit). If there isn’t a match, memory block is not there (miss). Used to lookup a “set”, which contains one or more memory blocks. The number of blocks in a set is the “associativity”. Once block is found, offset selects a particular byte or word of data in the block.

5 Address Fields (cont.) Widths of address fields (# bits)
# index bits = log2(# sets) # block offset bits = log2(block size) # tag bits = 32 - # index bits - # block offset bits Assuming 32-bit addresses 31 block offset index tag

6 31 block offset index tag Address (from processor) TAGS DATA Match? hit/miss byte or word select requested data (byte or word) (to processor)

7 Example --- Direct-mapped cache
Example: Processor accesses a 256 Byte direct-mapped cache, which has block size of 32 Bytes, with following sequence of addresses. Show contents of cache after each access, count # of hits, count # of replacements.

8 Example address sequence
Address (hex) Tag (hex) Index & Offset bits (binary) Index (decimal) Comment 0xFF0040E0 0xBEEF005C 0xFF0040E2 0xFF0040E8 0x 0x002183E0 0x 0x C 0x

9 # index bits = log2(# sets) = log2(8) = 3
# block offset bits = log2(block size) = log2(32 bytes) = 5 # tag bits = 32 bits – 3 bits – 5 bits = 24 SO: Top 6 nibbles (24 bits) of address form the tag and lower 2 nibbles (8 bits) of address form the index and block offset fields

10 Index & Offset bits (binary) Index (decimal) Comment
Address (hex) Tag (hex) Index & Offset bits (binary) Index (decimal) Comment 0xFF0040E0 0xFF0040 7 0xBEEF005C 0xBEEF00 2 0xFF0040E2 0xFF0040E8 0x 0x001010 3 0x002183E0 0x002183 0x 0x C 0x001225 0x

11 MISS TAGS DATA 31 block offset index tag 8 7 5 4 FF0040 7 24 3 FF0040
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 7 24 3 FF0040 Get block from memory (slow) Match? MISS

12 MISS TAGS DATA 31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 BEEF00
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 BEEF00 2 24 3 BEEF00 Get block from memory (slow) Match? MISS

13 HIT TAGS DATA 31 block offset index tag 8 7 5 4 FF0040 FF0040 7 24 3
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 FF0040 7 24 3 BEEF00 Match? HIT

14 HIT TAGS DATA 31 block offset index tag 8 7 5 4 FF0040 FF0040 7 24 3
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 FF0040 7 24 3 BEEF00 Match? HIT

15 MISS TAGS DATA 31 block offset index tag 8 7 5 4 FF0040 001010 3 24 3
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 001010 3 24 3 BEEF00 Get block from memory (slow) 001010 Match? MISS

16 MISS & REPLACE TAGS DATA 31 block offset index tag 8 7 5 4 FF0040
31 block offset index tag 8 7 5 4 1 2 3 6 FF0040 002183 7 24 3 BEEF00 001010 Get block from memory (slow) 002183 Match? MISS & REPLACE

17 HIT TAGS DATA 31 block offset index tag 8 7 5 4 001010 3 24 3 BEEF00
31 block offset index tag 8 7 5 4 1 2 3 6 001010 3 24 3 BEEF00 001010 002183 Match? HIT

18 MISS & REPLACE TAGS DATA 31 block offset index tag 8 7 5 4 001225 2 24
31 block offset index tag 8 7 5 4 1 2 3 6 001225 2 24 3 Get block from memory (slow) 001225 BEEF00 001010 002183 Match? MISS & REPLACE

19 HIT TAGS DATA 31 block offset index tag 8 7 5 4 001225 2 24 3 001225
31 block offset index tag 8 7 5 4 1 2 3 6 001225 2 24 3 001225 001010 002183 Match? HIT

20 Index & Offset bits (binary) Index (decimal) Comment
Address (hex) Tag (hex) Index & Offset bits (binary) Index (decimal) Comment 0xFF0040E0 0xFF0040 7 Miss 0xBEEF005C 0xBEEF00 2 0xFF0040E2 Hit 0xFF0040E8 0x 0x001010 3 0x002183E0 0x002183 Miss/Repl 0x 0x C 0x001225 0x

21 Example --- N-way set-associative cache
Example: Processor accesses a 256 byte 2-way set-associative cache, which has block size of 32 bytes, with following sequence of addresses. Show contents of cache after each access, count # of hits, count # of replacements.

22 31 block offset index tag Address (from processor) TAGS DATA (32 bytes) (32 bytes) select a block Match? Match? select certain bytes hit OR

23 # index bits = log2(# sets) = log2(4) = 2
# block offset bits = log2(block size) = log2(32 bytes) = 5 # tag bits = total # address bits - # index bits - # block offset bits = 32 bits – 2 bits – 5 bits = 25

24 Index & Offset bits (binary) Index (decimal) Comment
Address (hex) Tag (hex) Index & Offset bits (binary) Index (decimal) Comment 0xFF0040E0 0x1FE0081 3 0xBEEF005C 0x17DDE00 2 0x 0x 0xFF0040E2 0x002183E0 0x 0x

25 MISS 31 7 6 5 4 tag index block offset 1FE0081 3 25 2 TAGS DATA
tag index block offset 1FE0081 3 25 2 TAGS 1 2 3 LRU DATA not shown for convenience 1FE0081 1 Match? Match? MISS

26 MISS 31 7 6 5 4 tag index block offset 17DDE00 2 25 2 TAGS 17DDE00
tag index block offset 17DDE00 2 25 2 TAGS 1 2 3 17DDE00 1 LRU DATA not shown for convenience 1FE0081 Match? Match? MISS

27 MISS 31 7 6 5 4 tag index block offset 0002020 3 25 2 TAGS 17DDE00
tag index block offset 3 25 2 TAGS 1 2 3 17DDE00 DATA not shown for convenience 1FE0081 1 1 LRU Match? Match? MISS

28 HIT 31 7 6 5 4 tag index block offset 1FE0081 3 25 2 TAGS 17DDE00 DATA
tag index block offset 1FE0081 3 25 2 TAGS 1 2 3 17DDE00 DATA not shown for convenience 1FE0081 1 1 LRU Match? Match? HIT

29 HIT 31 7 6 5 4 tag index block offset 0002020 3 25 2 TAGS 17DDE00 DATA
tag index block offset 3 25 2 TAGS 1 2 3 17DDE00 DATA not shown for convenience 1FE0081 1 1 LRU Match? Match? HIT

30 MISS & REPLACE LRU BLOCK
31 7 6 5 4 tag index block offset 3 25 2 TAGS 1 2 3 17DDE00 DATA not shown for convenience 1FE0081 1 1 LRU Match? Match? MISS & REPLACE LRU BLOCK

31 HIT 31 7 6 5 4 tag index block offset 0002020 3 25 2 TAGS 17DDE00 DATA
tag index block offset 3 25 2 TAGS 1 2 3 17DDE00 DATA not shown for convenience 1 1 LRU Match? Match? HIT

32 Index & Offset bits (binary) Index (decimal) Comment
Address (hex) Tag (hex) Index & Offset bits (binary) Index (decimal) Comment 0xFF0040E0 0x1FE0081 3 Miss 0xBEEF005C 0x17DDE00 2 0x 0x 0xFF0040E2 Hit 0x002183E0 0x Miss/Repl 0x

Download ppt "Cache Operation."

Similar presentations

Cache Memory Exercises. Questions I Given: –memory is little-endian and byte addressable; memory size; –number of cache blocks, size of cache block –An.

Cache Memory Exercises. Questions I Given: –memory is little-endian and byte addressable; memory size; –number of cache blocks, size of cache block –An.
Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.

Topics covered: Memory subsystem CSE243: Introduction to Computer Architecture and Hardware/Software Interface.
CS 61C: Great Ideas in Computer Architecture (Machine Structures) Caches Part 2 Instructors: Krste Asanovic & Vladimir Stojanovic

CS 61C: Great Ideas in Computer Architecture (Machine Structures) Caches Part 2 Instructors: Krste Asanovic & Vladimir Stojanovic
The Lord of the Cache Project 3. Caches Three common cache designs: Direct-Mapped store in exactly one cache line Fully Associative store in any cache.

The Lord of the Cache Project 3. Caches Three common cache designs: Direct-Mapped store in exactly one cache line Fully Associative store in any cache.
15-447 Computer ArchitectureFall 2007 © November 14th, 2007 Majd F. Sakr CS-447– Computer Architecture.

Computer ArchitectureFall 2007 © November 14th, 2007 Majd F. Sakr CS-447– Computer Architecture.
How caches take advantage of Temporal locality

How caches take advantage of Temporal locality
Memory Hierarchies Exercises [7.1-7.3] Describe the general characteristics of a program that would exhibit very little spatial or temporal locality with.

Memory Hierarchies Exercises [ ] Describe the general characteristics of a program that would exhibit very little spatial or temporal locality with.
CS61C L22 Caches III (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #22: Caches 3 2006-08-07 Andy.

CS61C L22 Caches III (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #22: Caches Andy.
Review CPSC 321 Andreas Klappenecker Announcements Tuesday, November 30, midterm exam.

Review CPSC 321 Andreas Klappenecker Announcements Tuesday, November 30, midterm exam.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon, Oct 31, 2005 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.

1 COMP 206: Computer Architecture and Implementation Montek Singh Mon, Oct 31, 2005 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.
1 COMP 206: Computer Architecture and Implementation Montek Singh Mon., Nov. 3, 2003 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.

1 COMP 206: Computer Architecture and Implementation Montek Singh Mon., Nov. 3, 2003 Topic: Memory Hierarchy Design (HP3 Ch. 5) (Caches, Main Memory and.
1  1998 Morgan Kaufmann Publishers Chapter Seven Large and Fast: Exploiting Memory Hierarchy.

1  1998 Morgan Kaufmann Publishers Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
Caches The principle that states that if data is used, its neighbor will likely be used soon.

Caches The principle that states that if data is used, its neighbor will likely be used soon.
1  Caches load multiple bytes per block to take advantage of spatial locality  If cache block size = 2 n bytes, conceptually split memory into 2 n -byte.

1  Caches load multiple bytes per block to take advantage of spatial locality  If cache block size = 2 n bytes, conceptually split memory into 2 n -byte.
15-447 Computer ArchitectureFall 2008 © November 3 rd, 2008 Nael Abu-Ghazaleh CS-447– Computer.

Computer ArchitectureFall 2008 © November 3 rd, 2008 Nael Abu-Ghazaleh CS-447– Computer.
Direct Map Cache Tracing Exercise. Exercise #1: Setup Information CS2100 Cache I 2 Memory 4GB Memory Address 310N-1N Block Number Offset 1 Block = 8 bytes.

Direct Map Cache Tracing Exercise. Exercise #1: Setup Information CS2100 Cache I 2 Memory 4GB Memory Address 310N-1N Block Number Offset 1 Block = 8 bytes.
CSCE 212 Quiz 11 – 4/13/11 Given a direct-mapped cache with 8 one-word blocks and the following 32-bit memory address references: 1 2, 10000110 2, 11010100.

CSCE 212 Quiz 11 – 4/13/11 Given a direct-mapped cache with 8 one-word blocks and the following 32-bit memory address references: 1 2, ,
DAP Spr.‘98 ©UCB 1 Lecture 11: Memory Hierarchy—Ways to Reduce Misses.

DAP Spr.‘98 ©UCB 1 Lecture 11: Memory Hierarchy—Ways to Reduce Misses.
COEN 180 Main Memory Cache Architectures. Basics Speed difference between cache and memory is small. Therefore:  Cache algorithms need to be implemented.

COEN 180 Main Memory Cache Architectures. Basics Speed difference between cache and memory is small. Therefore:  Cache algorithms need to be implemented.
Caches – basic idea Small, fast memory Stores frequently-accessed blocks of memory. When it fills up, discard some blocks and replace them with others.

Caches – basic idea Small, fast memory Stores frequently-accessed blocks of memory. When it fills up, discard some blocks and replace them with others.

Similar presentations

Ads by Google