Presentation is loading. Please wait.

Presentation is loading. Please wait.

MICAS Department of Electrical Engineering (ESAT) Logic style 1. Standard CMOS logic 2. Pseudo NMOS logic 3. MCML (MOS Current Mode Logic--differential.

Published byJoel McGee Modified over 8 years ago

Similar presentations

Presentation on theme: "MICAS Department of Electrical Engineering (ESAT) Logic style 1. Standard CMOS logic 2. Pseudo NMOS logic 3. MCML (MOS Current Mode Logic--differential."— Presentation transcript:

1 MICAS Department of Electrical Engineering (ESAT) Logic style 1. Standard CMOS logic 2. Pseudo NMOS logic 3. MCML (MOS Current Mode Logic--differential version of CSL) 4. CSL (CMOS Current Steering Logic) AID–EMC: Low emission Digital Circuit Design

2 MICAS Department of Electrical Engineering (ESAT) Why CSL ? Target : Mixed-Mode Automotive Electronics Design Key aspect : di/dt + Power + Area + Speed Current Steering Logic

3 MICAS Department of Electrical Engineering (ESAT) CSL – Static Characteristic Design Parameter: R= Vdd=2.5v I=20uA

4 MICAS Department of Electrical Engineering (ESAT) CSL – Noise Margin Vdd=2.5v I=20uA

5 MICAS Department of Electrical Engineering (ESAT) CSL – Dynamic Characteristic Vdd=2.5v I=20uA

6 MICAS Department of Electrical Engineering (ESAT) Vdd=3.3v I=10uA R=6 Cd The Effect of Decoupling Capacitance 1p 10p,100p,1n,10n There is a Trade off !

7 MICAS Department of Electrical Engineering (ESAT) Comparison of 16-bit RCA Note: Vdd=1.5v The curve of CSL 16-bit RCA was obtained by calculating the real speed F of the circuit, given the different supply current I. Solution: power consumption management power down strategies, sleeping transistors, … Power vs. Frequency (16-bit RCA) 0.00E+00 1.00E-04 2.00E-04 3.00E-04 4.00E-04 5.00E-04 6.00E-04 7.00E-04 8.00E-04 9.00E-04 050100150200250300 Frequency(Mhz) Power(Watt) CMOS CSL

8 MICAS Department of Electrical Engineering (ESAT) Spectrum Analysis of di/dt 10 5 6 7 8 9 70 80 90 100 110 120 130 140 150 Power Spectral Analysis of the CMOS 16-bit RCA Frequency (Hz) Power GABARIT ? 30db decrease

Download ppt "MICAS Department of Electrical Engineering (ESAT) Logic style 1. Standard CMOS logic 2. Pseudo NMOS logic 3. MCML (MOS Current Mode Logic--differential."

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Chapter 10 Digital CMOS Logic Circuits

Chapter 10 Digital CMOS Logic Circuits
CMOS Logic Circuits.

CMOS Logic Circuits.
Topics Electrical properties of static combinational gates:

Topics Electrical properties of static combinational gates:
Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
IEEE’s Hands on Practical Electronics (HOPE) Lesson 9: CMOS, Digital Logic.

IEEE’s Hands on Practical Electronics (HOPE) Lesson 9: CMOS, Digital Logic.
Digital Electronics Logic Families TTL and CMOS.

Digital Electronics Logic Families TTL and CMOS.
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
CMOS Family.

CMOS Family.
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.

MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall 2010 7.1 EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis Fall EE4800 CMOS Digital IC Design & Analysis Lecture 7 Midterm Review Zhuo Feng.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.

EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.
Lecture #24 Gates to circuits

Lecture #24 Gates to circuits
Physical States for Bits. Black Box Representations.

Physical States for Bits. Black Box Representations.
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 22: Material Review Prof. Sherief Reda Division of Engineering, Brown University.

Similar presentations

Ads by Google