Presentation is loading. Please wait.

Presentation is loading. Please wait.

Binary-tree-based high speed packet classification system on FPGA Author: Jingjiao Li*, Yong Chen*, Cholman HO**, Zhenlin Lu* Publisher: 2013 ICOIN Presenter:

Similar presentations


Presentation on theme: "Binary-tree-based high speed packet classification system on FPGA Author: Jingjiao Li*, Yong Chen*, Cholman HO**, Zhenlin Lu* Publisher: 2013 ICOIN Presenter:"— Presentation transcript:

1 Binary-tree-based high speed packet classification system on FPGA Author: Jingjiao Li*, Yong Chen*, Cholman HO**, Zhenlin Lu* Publisher: 2013 ICOIN Presenter: Yen-Chun Tseng Date: 2014/12/16 Department of Computer Science and Information Engineering National Cheng Kung University, Taiwan R.O.C.

2 Outline Introduction Proposed scheme Performance Evaluation Computer & Internet Architecture Lab CSIE, National Cheng Kung University 2

3 Introduction (1/2) TCAM-based solutions can reach high speed performance, while TCAM-based solutions suffer from a range-to-prefix conversion problem, making it difficult to support large and complex rule sets. Bloom-Filter-based algorithm can process prefix-type rules well, it is not good at range- type rules. Computer & Internet Architecture Lab CSIE, National Cheng Kung University 3

4 Introduction (2/2) BTPCF (Binary Tree Packet Classification based on FPGA). Builds a binary decision-tree data structure by preprocessing the classifier. When a packet arrives, the classification algorithm traverses the decision tree to find the leaf node. Computer & Internet Architecture Lab CSIE, National Cheng Kung University 4

5 Outline Introduction Proposed scheme Performance Evaluation Computer & Internet Architecture Lab CSIE, National Cheng Kung University 5

6 Proposed Scheme (1/5) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 6

7 Proposed Scheme(2/5) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 7

8 Proposed Scheme(3/5) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 8

9 Proposed Scheme(4/5) tree node memory Computer & Internet Architecture Lab CSIE, National Cheng Kung University 9

10 Proposed Scheme(5/5) searching Computer & Internet Architecture Lab CSIE, National Cheng Kung University 10

11 Outline Introduction Proposed scheme Performance Evaluation Computer & Internet Architecture Lab CSIE, National Cheng Kung University 11

12 Performance Evaluation (1/3) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 12

13 Performance Evaluation (2/3) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 26

14 Performance Evaluation(3/3) Computer & Internet Architecture Lab CSIE, National Cheng Kung University 14


Download ppt "Binary-tree-based high speed packet classification system on FPGA Author: Jingjiao Li*, Yong Chen*, Cholman HO**, Zhenlin Lu* Publisher: 2013 ICOIN Presenter:"

Similar presentations


Ads by Google