Presentation is loading. Please wait.

Presentation is loading. Please wait.

1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures.

Similar presentations


Presentation on theme: "1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures."— Presentation transcript:

1 1

2 2

3 3

4 4

5 5

6 6

7 7

8 8

9 9

10 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures. The legacy aperture, the Advanced Peripheral Bus (APB), is backwards-compatible with previous Stellaris parts. The other aperture, the Advanced High-Performance Bus (AHB), offers the same register map but provides better back-to-back access performance than the APB bus. The offset listed is a hexadecimal increment to the register’s address, relative to that GPIO port’s base address

11 Port Base address(APB)Base address (AHB)

12 12

13 13

14 14

15 15

16 16

17 17 Attention: The Demo Projects are in c:\arm\StellarisWare for C1\codes\Experiment Moreover , you can find the datasheet in C:\arm\datasheet.rar. But your projects can not be saved in disk C:,which is cleared when the computer is restarted every time. So please save your files in e:\yourname. If you want to bring your work back to home, copy your files in your U disk. Please visit http://www.keil.com/uvisionhttp://www.keil.com/uvision New File FTP : Keil uv4.pdr Keil free version: eelab.sjtu.edu.cn\es\Developing Kit.rar


Download ppt "1. 2 3 4 5 6 7 8 9 10 8.4 Register Map Table 8-7 on page 413 lists the GPIO registers. Each GPIO port can be accessed through one of two bus apertures."

Similar presentations


Ads by Google