Download presentation

Presentation is loading. Please wait.

Published byJackson Jarvis Modified over 4 years ago

1
Fuding Ge: Die Area Estimation 1 Resistor Area Where R is the desired resistance R s is the applicable sheet resistance W R is the width of the resistor and S R is the spacing between adjacent resistor stripes.

2
Fuding Ge: Die Area Estimation 2 Capacitor Area

3
Fuding Ge: Die Area Estimation 3 MOS Transistor W g is the width of the gate, L g is the length of the gate. S gg is the space between adjacent gate stripes of a multi- finger transistor. If transistor need guard rings or separate well, its area will be larger than this estimation.

4
Fuding Ge: Die Area Estimation 4 MOS Power Transistor R P : package resistance (including bondwire and leadframe) R ds(on) : on resistance of the MOS power transistor R sp :measured specific on-resistance

5
Fuding Ge: Die Area Estimation 5 Cell Area P f is the packing factor and is about 1.5 to 2.0 for CMOS technology.

6
Fuding Ge: Die Area Estimation 6 Core Area R f is the routing factor, which accounts for the area consumed by top-level wiring, in the range of 1.0 to 1.5..

7
Fuding Ge: Die Area Estimation 7 Die Area Scribe width W scribe : typically 75 to 125 m. Padring width: typically 130% of the bondpad

8
Fuding Ge: Die Area Estimation 8 Die Area Factors Three factors: Circuitry it contains (CORE) Pads around its periphery (PADRING) Scribe streets separating it from adjacent dice. Core limited or Pad limited ?

9
Fuding Ge: Die Area Estimation 9 Die Perimeter The minimum die perimeter P min required to place the pads: S pad is the minimum spacing allowed between adjacent pads. L corner minimum allowed distance from the die corner to the nearest bondpads.

10
Fuding Ge: Die Area Estimation 10 Perimeter Utilization Factor P<1: core-limited; P>1: pad-limited. The the total die area with a square aspect ratio:

Similar presentations

Presentation is loading. Please wait....

OK

Introduction to CMOS VLSI Design Interconnect: wire.

Introduction to CMOS VLSI Design Interconnect: wire.

© 2018 SlidePlayer.com Inc.

All rights reserved.

To ensure the functioning of the site, we use **cookies**. We share information about your activities on the site with our partners and Google partners: social networks and companies engaged in advertising and web analytics. For more information, see the Privacy Policy and Google Privacy & Terms.
Your consent to our cookies if you continue to use this website.

Ads by Google

Ppt on sanskritization Ppt on different solid figures faces Ppt on active directory services Ppt on e waste in india Ppt on etiquettes for students Ppt on south africa culture and customs Ppt on life cycle of a butterfly Ppt on levels of organization Ppt on google chrome web browser Ppt on council of ministers cambodia