Presentation is loading. Please wait.

Presentation is loading. Please wait.

IEEE Mixed-Signal Test Bus

Similar presentations


Presentation on theme: "IEEE Mixed-Signal Test Bus"— Presentation transcript:

1 IEEE 1149.4 Mixed-Signal Test Bus
An overview of this new testability bus standard, along with a discussion of the architecture and how to use it.

2 IEEE 1149.4: Mixed-signal Test Bus Standard
Development history Basic guidelines Test bus requirements Standard architecture Measurement example

3 Development History September 1991
Informal meeting of 15 companies in San Jose, CA Draft of mission statement, objectives, request to IEEE October 1991 ITC meeting attracted 30 companies Working Group authorized by Test Bus Steering Committee Working Group meetings Since October 1991 Regular meetings: 3 times per year at major test events

4 Mission Statement To define, document, and promote the use of a
standard mixed-signal test bus that can be used at the device, sub-assembly, and system levels to improve the controllability and observability of mixed-signal designs and to support mixed-signal built-in test structures in order to reduce test development time and costs, and improve test quality.

5 Basic Guidelines Providing test bus facilities to meet the mission objectives Oriented toward industry: design, test, and manufacturing Maintaining compatibility with test bus features Coordinating with IEEE and mainly the IEEE B-1994 International industry and academic experts

6 Basic Guidelines IEEE1149.4 does NOT seek to
Solve all mixed-signal test problems Dictate mixed-signal test strategies IEEE DOES intend to REDUCE the difficulty in mixed-signal testing FACILITATE design-for-test PROMOTE concurrent design & test approaches

7 Mixed-Signal Printed Circuit Assembly

8 Common Defects on a mixed-signal PCA
Opens Z Direct Connections Shorts D-D A-A D-A Missing Component Wrong Component

9 IEEE 1149.1 Boundary-Scan Architecture
Virtual Test Probe TDI TMS TCK CORE CORE TDO CONNECTOR PRINTED CIRCUIT ASSEMBLY

10 Simple, Extended and Differential Interconnects

11 Handling Analog Pins: Pre-1149.4
inputs Analog section Analog outputs TDI: Test Data In (1149.1) TMS: Test Mode Select (1149.1) TCK: Test ClocK (1149.1) TDO: Test Data Out (1149.1) DBM: Digital Boundary Module (Boundary-Scan Cell) DAC ADC DBM Digital section Digital inputs Digital outputs TDI TMS Test Access Port TDO TCK

12 Handling Analog Pins: with 1149.4
ABM ABM Analog inputs Analog section Analog outputs TDI: Test Data In (1149.1) TMS: Test Mode Select (1149.1) TCK: Test ClocK (1149.1) TDO: Test Data Out (1149.1) DBM: Digital Boundary Module (Boundary-Scan Cell) ABM: Analog Boundary Module ABM ABM DBM DBM Digital section Digital inputs Digital outputs DBM DBM TDI TMS Test Access Port TDO TCK

13 Structure of a basic 1149.4 chip (minimal config)
Analog Boundary Module (ABM) Digital Boundary Module (DBM) VH VL VG ANALOG I/O PINS Core Circuit DIGITAL I/O PINS VH Internal Test Bus (AB1, AB2 ) VL VG Boundary Scan Path AT1 Analog Test Access Port ATAP TBIC (Test Bus Interface Circuit) AT2 TDO TDI Digital Test Access Port (TAP ) as in IEEE1149.1 Digital Test Access Port (TAP) as in IEEE1149.1 Test Control Circuitry TAP Controller Instruction register and decoder TMS TCK

14 Analog Boundary Module: Input Pin
VTH VH VL VG Input value can be sensed, digitised (against VTH), and captured in the register Current path into the core via AT1, AB1 and SB1 Ability to disconnect the receiving core from the pin using SD and drive either a 1 or a 0 (SH or SL) ABMs can be implemented with actual switches or can be integral in the analog circuit. - Core + SH SL SG Analog function pin SD Core disconnect SB1 SB2 AB1 Internal analog test bus AB2 TBIC AT1 AT2 From TDI ABM Switch Control To TDO

15 Analog Boundary Module: Output Pin
Dot 1 mode Logic 1/0 to output via SH/SL Digital signal input capture via comparison with VTH Compatible with Extest, Preload/Sample Analog mode: each pin can source an analog current via AB1/SB1, or capture an analog voltage via SB2/AB2 form a current return to VG (usually ground) via SG be disconnected from the core via SD VTH VH VL VG - + Core SH SL SG SD Analog function pin Core disconnect SB1 SB2 AB1 Internal analog test bus AB2 TBIC AT1 AT2 From TDI ABM Switch Control To TDO

16 Analog Output Cell AB1 AB2 VH and VL allow fixed “1” and “0” values (for EXTEST) using S1, S2, S3, S4 ATn disconnected from ABn via S5, S8 Noise suppression via S9, S10, Vclamp when ABn not in use VH Vclamp S1 S2 S9 S10 VL S3 S4 S5 S8 S7 S6 - + - + VTH AT1 AT2 Provision for interconnect test Bus connection and calibration

17 Analog Boundary-Scan TAP TAP TAP Z1 R Z2 Z3 Z4 CORE CORE CORE TDI TDO
+ + + + + + Z1 R DR DR DR DR DR DR Z2 Z3 Z4 CORE CORE CORE + + + + + + DR DR DR DR DR DR TDI TAP TAP TAP TDO AT1 AT2 TMS TCK

18 Test of R, Measurement V1 TAP TAP TAP Z1 R Z2 Z3 Z4 CORE CORE CORE TDI
+ + + + + + Z1 R DR DR DR DR DR DR Z2 Z3 Z4 CORE CORE CORE + + + + + + DR DR DR DR DR DR TDI TAP TAP TAP TDO AT1 Constant Current AT2 TMS TCK

19 Test of R, Measurement V2 TAP TAP TAP Z1 R Z2 Z3 Z4 CORE CORE CORE TDI
+ + + + + + Z1 R DR DR DR DR DR DR Z2 Z3 Z4 CORE CORE CORE + + + + + + DR DR DR DR DR DR TDI TAP TAP TAP TDO AT1 Constant Current AT2 TMS TCK

20 Test of R, Result R = (V2 - V1) / I
Results for three impedances (Z1, Z2, Z3) can be calculated and checked against correct values! This metrology was proven and presented at the 1993 ITC by Ken Parker in a paper entitled: “Structure and Metrology for an Analog Testability Bus” by Ken Parker, John McDermid, and Stig Oresjo of HP.

21 IEEE 1149.4 Types of Testing Interconnect : Short, Open
Parametric Testing : Passive Element measurement Internal Testing : DfT (Design for Test) , BIST (Built-In Self-Test)

22 For Further Information
Officers: Adam Osseiran, IEEE Working Group Chair Fluence Technology (Europe) Stephen Sunter, Vice Chair LogicVision, CANADA Adam Cron, Editor (previous Chair) Synopsys, USA Elbert Nhan, Secretary Johns Hopkins University, USA The IEEE Web page:

23 To Learn more .... The IEEE Standard Document SH94761-NCD; 59$ ITC97, P8.2; IEEE D&TC, Fall 96, pp (Cron, Viewlogic) ITC93, P15.2 (Parker et al, HP); ITC96, P15.1 (Whetsel, TI); ITC96, P4.2 (Lofstrom, KLIC) K. Parker, “Boundary-Scan Handbook: Analog & Digital”, Kluwer, 1998 (2nd Edition). Chap. 7 Perry, “Fundamentals of Mixed-Signal Test”, 1999, <www.soft-test.com> A. Osseiran, “Analog & Mixed-Signal Boundary Scan: a Guide to the Test Standard”, Kluwer, 1999, <www.wkap.nl> Next events : DATE00 (Paris), VTS00 (Montreal), ITC00 (Atlantic City)


Download ppt "IEEE Mixed-Signal Test Bus"

Similar presentations


Ads by Google