We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byChristian Perkins
Modified over 3 years ago
© 2009 IBM Corporation John Carter and Karthick Rajamani Welcome To The Second Workshop on Energy Efficient Design Saint Malo, France
© 2009 IBM Corporation Program Chairs John Carter Karthick Rajamani Pradip Bose, IBM David Brooks, Harvard Kirk Cameron, Virginia Tech Jichuan Chang, Hewlett-Packard Babak Falsafi, EPFL Sudhanva Gurumurthi, Virginia Fernando Latorre, Intel Jie Liu, Microsoft Onur Mutlu, CMU Karsten Schwan, GATech Farhana Sheikh, Intel Thomas Wenisch, Michigan Program Committee
© 2009 IBM Corporation 9 talks from reviewed papers in 3 sessions Keynote Open-mike discussion on hardware-software responsibilities for energy-efficiency Program
© 2009 IBM Corporation Welcome and Introduction8:15-8:30 Energy-efficient Systems and Datacenters8:30-10:00 John Davis – The Search for Energy Efficient Building Blocks for the Data Center Sabyasachi Ghosh/Murali Annavaram – KnightShift: Shifting I/O Burden in the Datacenters to Management Processor Alan Yoder – Energy Efficient Storage Technologies for Data Centers Group discussion Break 10:00-10:15 Keynote 10:15-11:15 Parthasarathy Ranganathan - Saving the World, One Server at a Time! Energy-efficient Multiprocessor Design 11:15-12:45 Paula Petricia – Dynamic Power Redistribution in Failure Prone CMPs Niti Madan – Guarded Power Gating in a Multi-core Setting Ali Shafie – Using Partial Tag Comparison in Low-Power Snoop-based Chip Multiprocessors Group discussion Break for Lunch 12:45-14:00 Novel Techniques for Power Management 14:00-15:30 Ada Gavrilovska – Achieving Power-Efficiency in Clusters Without Distributed File System Complexity Karthick Rajamani – What Computer Architects Need to Know About Memory Throttling Jeff Stuecheli – Predictive Power Management for Multi-core Processors Group Discussion Break 15:30-16:00 Agenda
© 2009 IBM Corporation Agenda Continued Open-mike Discussion – A Dialogue on Energy-efficiency16:00-17:00 O software experts, when will you start acting more responsibly ? Ye architects, can you design something that can run efficiently ?
© 2009 IBM Corporation Have a great week !
© 2011 IBM Corporation Karthick Rajamani and John Carter Welcome To The Third Workshop on Energy Efficient Design San Jose, California.
© 2011 IBM Corporation Karthick Rajamani and John Carter Welcome To The Fourth Workshop on Energy Efficient Design Portland, Oregon.
© 2011 IBM Corporation Karthick Rajamani and John Carter Welcome To The Fifth Workshop on Energy Efficient Design Tel Aviv, Israel.
Sabyasachi Ghosh Mark Redekopp Murali Annavaram Ming-Hsieh Department of EE USC KnightShift: Enhancing Energy Efficiency by.
Dan Bassett, Jonathan Canfield December 13, 2011.
Money Management Workshop. Overall Plan for the Day 9:30 - 9:45 – Registration 10: :30 – Aim 1 Money Bags 10: :00 – Coffee Break 11: :30.
HP and VMware Virtually Perfect Together Dave Gully HP Alliance Manager, UK & Ire.
Paint IT Green A Guide to Lowering Your ICT Carbon from Data Centre.
1 On-Chip Networks from a Networking Perspective: Congestion and Scalability in Many-Core Interconnects George Nychis ✝, Chris Fallin ✝, Thomas Moscibroda.
Organizers: Gianmarco De Francisci Morales Luca Maria Aiello Fabrizio Silvestri Symeon Papadopoulos 2 nd workshop on Social News On the Web.
WEEK 1 You have 10 seconds to name…
WELCOME TO MIDDLEWARE Joseph Amrithraj. Introduction before you dive in What is Three-tier architecture ? 'Three-tier' is a client-server architecture.
1 Next Generation On-Chip Networks: What Kind of Congestion Control Do We Need? George Nychis, Chris Fallin, Thomas Moscibroda, Onur Mutlu Carnegie Mellon.
© 2012 IBM Corporation IBM Server Virtualization Efficiency Study How our new service offering can help you optimize your VMware infrastructure IBM Global.
Executional Architecture Lecture Conceptual vs execution Conceptual Architecture Execution Architecture Component Connector Domain-level responsibilities.
Multi-core processors. 2 Processor development till 2004 Out-of-order Instruction scheduling Out-of-order Instruction scheduling.
A KTEC Center of Excellence 1 Cooperative Caching for Chip Multiprocessors Jichuan Chang and Gurindar S. Sohi University of Wisconsin-Madison.
1 Chapter 11: Data Centre Administration Objectives Data Centre Structure Data Centre Structure Data Centre Administration Data Centre Administration Data.
KA Managing Hardware and Software Assets 1 LECTURE 4 Managing Hardware, Software Assets, Data Resources, and Telecommunication & Networks.
Cultural Heritage in REGional NETworks REGNET Project Meeting Content Group
The Future of the Vermont Technology Grade Expectations January 30, 2009.
FINAL EXAMINATION SCHEDULE SPRING 2009 MAY 15 – MAY 22 NOTE: A class that meets at more than one of the times on this final examination schedule will take.
Samira Khan University of Virginia Jan 21, 2016 COMPUTER ARCHITECTURE CS 6354 The content and concept of this course are adapted from CMU ECE 740.
2 Industry trends and challenges Windows Server 2012: Modern workstyle, enabled Access from virtually anywhere, any device Full Windows experience.
Welcome to DEAS 2005 Design and Evolution of Autonomic Application Software David Garlan, CMU Marin Litoiu, IBM CAS Hausi A. Müller, UVic John Mylopoulos,
Copyright SDA Bocconi Study Tour “Made-in-Italy” 2009 Copyright SDA Bocconi 2008.
Windows Server 2012 R2 ModernBiz. ModernBiz: Your path to the Modern Business Windows Server overview Key business solutions Get the most out of your.
©2009 HP Confidential1 ©2010 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Speaker name.
McLean HIGHER COMPUTER NETWORKING Lesson 15 (a) Disaster Avoidance Description of disaster avoidance: use of anti-virus software use of fault tolerance.
© 2017 SlidePlayer.com Inc. All rights reserved.