We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Modified over 5 years ago
CS61C L20 Caches I (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #20: Caches 1 2006-08-02 Andy Carle
CS61C L20 Caches I (2) A Carle, Summer 2006 © UCB Review : Pipelining Pipeline challenge is hazards Forwarding helps w/many data hazards Delayed branch helps with control hazard in our 5 stage pipeline Data hazards w/Loads Load Delay Slot -Interlock “smart” CPU has HW to detect if conflict with inst following load, if so it stalls More aggressive performance: Superscalar (parallelism) Out-of-order execution
CS61C L20 Caches I (3) A Carle, Summer 2006 © UCB Big Ideas so far 8 weeks to learn big ideas in CS&E Principle of abstraction, used to build systems as layers Pliable Data: a program determines what it is Stored program concept: instructions just data Compilation v. interpretation to move down layers of system Greater performance by exploiting parallelism (pipeline) Principle of Locality, exploited via a memory hierarchy (cache) Principles/Pitfalls of Performance Measurement
CS61C L20 Caches I (4) A Carle, Summer 2006 © UCB Where are we now in 61C? Architecture! (aka “Systems”) CPU Organization Pipelining Caches Virtual Memory I / O Networks Performance
CS61C L20 Caches I (5) A Carle, Summer 2006 © UCB The Big Picture Processor (active) Computer Control (“brain”) Datapath (“brawn”) Memory (passive) (where programs, data live when running) Devices Input Output Keyboard, Mouse Display, Printer Disk, Network
CS61C L20 Caches I (6) A Carle, Summer 2006 © UCB What’s the Problem? µProc 60%/yr. DRAM 7%/yr. 1 10 100 1000 19801981198319841985198619871988 1989 1990 1991199219931994199519961997199819992000 DRAM CPU 1982 Processor-Memory Performance Gap: (grows 50% / year) Performance “Moore’s Law” 1989 first Intel CPU with cache on chip 1998 Pentium III has two levels of cache on chip
CS61C L20 Caches I (7) A Carle, Summer 2006 © UCB Memory Hierarchy (1/3) Processor executes instructions on order of nanoseconds to picoseconds holds a small amount of code and data in registers Memory More capacity than registers, still limited Access time ~50-100 ns Disk HUGE capacity (virtually limitless) VERY slow: runs ~milliseconds
CS61C L20 Caches I (8) A Carle, Summer 2006 © UCB Memory Hierarchy (2/3) Processor Size of memory at each level Increasing Distance from Proc., Decreasing speed Level 1 Level 2 Level n Level 3... Higher Lower Levels in memory hierarchy As we move to deeper levels the latency goes up and price per bit goes down. Q: Can $/bit go up as move deeper?
CS61C L20 Caches I (9) A Carle, Summer 2006 © UCB Memory Hierarchy (3/3) If level closer to Processor, it must be: smaller faster subset of lower levels (contains most recently used data) Lowest Level (usually disk) contains all available data Other levels?
CS61C L20 Caches I (10) A Carle, Summer 2006 © UCB Memory Caching We’ve discussed three levels in the hierarchy: processor, memory, disk Mismatch between processor and memory speeds leads us to add a new level: a memory cache Implemented with SRAM technology: faster but more expensive than DRAM memory. “S” = Static, no need to refresh, ~10ns “D” = Dynamic, need to refresh, ~60ns arstechnica.com/paedia/r/ram_guide/ram_guide.part1-1.html
CS61C L20 Caches I (11) A Carle, Summer 2006 © UCB Memory Hierarchy Analogy: Library (1/2) You’re writing a term paper (Processor) at a table in Doe Doe Library is equivalent to disk essentially limitless capacity very slow to retrieve a book Table is memory smaller capacity: means you must return book when table fills up easier and faster to find a book there once you’ve already retrieved it
CS61C L20 Caches I (12) A Carle, Summer 2006 © UCB Memory Hierarchy Analogy: Library (2/2) Open books on table are cache smaller capacity: can have very few open books fit on table; again, when table fills up, you must close a book much, much faster to retrieve data Illusion created: whole library open on the tabletop Keep as many recently used books open on table as possible since likely to use again Also keep as many books on table as possible, since faster than going to library
CS61C L20 Caches I (13) A Carle, Summer 2006 © UCB Memory Hierarchy Basis Disk contains everything. When Processor needs something, bring it into to all higher levels of memory. Cache contains copies of data in memory that are being used. Memory contains copies of data on disk that are being used. Entire idea is based on Temporal Locality: if we use it now, we’ll want to use it again soon (a Big Idea)
CS61C L20 Caches I (14) A Carle, Summer 2006 © UCB Cache Design How do we organize cache? Where does each memory address map to? (Remember that cache is subset of memory, so multiple memory addresses map to the same cache location.) How do we know which elements are in cache? How do we quickly locate them?
CS61C L20 Caches I (15) A Carle, Summer 2006 © UCB Pre-Exam Exercise #1 We are now going to stop for ~5 minutes. During this time, your goal is to (by yourself) come up with a potential exam exercise covering the topic of Floating Point or CALL. Make it as much like a real exam question as possible. After this five minutes, you will explain your question to a small group and work through how you would go about solving it. I’ll call on some random samples for the full class.
CS61C L20 Caches I (16) A Carle, Summer 2006 © UCB Administrivia HW5 Due Now HW6 Due Saturday Project 3 Due 8/8 Midterm 2: Friday, 11:00am – 2:00pm 390 HMMB Conflicts, DSP, &&|| terrified about the drop deadline: Contact Andy ASAP
CS61C L20 Caches I (17) A Carle, Summer 2006 © UCB Direct-Mapped Cache (1/2) In a direct-mapped cache, each memory address is associated with one possible block within the cache Therefore, we only need to look in a single location in the cache for the data if it exists in the cache Block is the unit of transfer between cache and memory
CS61C L20 Caches I (18) A Carle, Summer 2006 © UCB Direct-Mapped Cache (2/2) Cache Location 0 can be occupied by data from: Memory location 0, 4, 8,... 4 blocks => any memory location that is multiple of 4 Memory Memory Address 0 1 2 3 4 5 6 7 8 9 A B C D E F 4 Byte Direct Mapped Cache Cache Index 0 1 2 3
CS61C L20 Caches I (19) A Carle, Summer 2006 © UCB Issues with Direct-Mapped Since multiple memory addresses map to same cache index, how do we tell which one is in there? What if we have a block size > 1 byte? Answer: divide memory address into three fields ttttttttttttttttt iiiiiiiiii oooo tagindexbyte to checkto offset if have selectwithin correct blockblockblock
CS61C L20 Caches I (20) A Carle, Summer 2006 © UCB Direct-Mapped Cache Terminology All fields are read as unsigned integers. Index: specifies the cache index (which “row” of the cache we should look in) Offset: once we’ve found correct block, specifies which byte within the block we want Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location
CS61C L20 Caches I (21) A Carle, Summer 2006 © UCB Caching Terminology When we try to read memory, 3 things can happen: 1.cache hit: cache block is valid and contains proper address, so read desired word 2.cache miss: nothing in cache in appropriate block, so fetch from memory 3.cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)
CS61C L20 Caches I (22) A Carle, Summer 2006 © UCB Direct-Mapped Cache Example (1/3) Suppose we have a 16KB of data in a direct-mapped cache with 4 word blocks Determine the size of the tag, index and offset fields if we’re using a 32-bit architecture Offset need to specify correct byte within a block block contains 4 words = 16 bytes = 2 4 bytes need 4 bits to specify correct byte
CS61C L20 Caches I (23) A Carle, Summer 2006 © UCB Direct-Mapped Cache Example (2/3) Index: (~index into an “array of blocks”) need to specify correct row in cache cache contains 16 KB = 2 14 bytes block contains 2 4 bytes (4 words) # blocks/cache =bytes/cache bytes/block = 2 14 bytes/cache 2 4 bytes/block =2 10 blocks/cache need 10 bits to specify this many rows
CS61C L20 Caches I (24) A Carle, Summer 2006 © UCB Direct-Mapped Cache Example (3/3) Tag: use remaining bits as tag tag length = addr length – offset - index = 32 - 4 - 10 bits = 18 bits so tag is leftmost 18 bits of memory address Why not full 32 bit address as tag? All bytes within block need same address (4b) Index must be same for every address within a block, so it’s redundant in tag check, thus can leave off to save memory (here 10 bits)
CS61C L20 Caches I (25) A Carle, Summer 2006 © UCB Peer Instruction A. Mem hierarchies were invented before 1950. (UNIVAC I wasn’t delivered ‘til 1951) B. If you know your computer’s cache size, you can often make your code run faster. C. Memory hierarchies take advantage of spatial locality by keeping the most recent data items closer to the processor.
CS61C L20 Caches I (26) A Carle, Summer 2006 © UCB Peer Instruction Answer A. Mem hierarchies were invented before 1950. (UNIVAC I wasn’t delivered ‘til 1951) B. If you know your computer’s cache size, you can often make your code run faster. C. Memory hierarchies take advantage of spatial locality by keeping the most recent data items closer to the processor. A.“We are…forced to recognize the possibility of constructing a hierarchy of memories, each of which has greater capacity than the preceding but which is less accessible.” – von Neumann, 1946 B.Certainly! That’s call “tuning” C.“Most Recent” items Temporal locality
CS61C L20 Caches I (27) A Carle, Summer 2006 © UCB And in conclusion… We would like to have the capacity of disk at the speed of the processor: unfortunately this is not feasible. So we create a memory hierarchy: each successively lower level contains “most used” data from next higher level exploits temporal locality do the common case fast, worry less about the exceptions (design principle of MIPS) Locality of reference is a Big Idea
© Karen Miller, What do we want from our computers? correct results we assume this feature, but consider... who defines what is correct? fast.
CML CML CS 230: Computer Organization and Assembly Language Aviral Shrivastava Department of Computer Science and Engineering School of Computing and Informatics.
CS 430 – Computer Architecture
Modified from notes by Saeid Nooshabadi COMP3221: Microprocessors and Embedded Systems Lecture 25: Cache - I Lecturer:
CS61C L32 Caches II (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #20: Caches Andy.
CS61C L31 Caches II (1) Garcia, Fall 2006 © UCB GPUs >> CPUs? Many are using graphics processing units on graphics cards for high-performance computing.
Memory Subsystem and Cache Adapted from lectures notes of Dr. Patterson and Dr. Kubiatowicz of UC Berkeley.
CS61C L23 Cache II (1) Chae, Summer 2008 © UCB Albert Chae, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #23 – Cache II.
CS 61C L20 Caches I (1) Garcia, Spring 2004 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
CS61C L22 Caches III (1) A Carle, Summer 2006 © UCB inst.eecs.berkeley.edu/~cs61c/su06 CS61C : Machine Structures Lecture #22: Caches Andy.
COMP3221 lec33-Cache-I.1 Saeid Nooshabadi COMP 3221 Microprocessors and Embedded Systems Lectures 12: Cache Memory - I
1 1998 Morgan Kaufmann Publishers Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
CS61C L23 Caches I (1) Beamer, Summer 2007 © UCB Scott Beamer, Instructor inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture #23 Cache I.
Computer ArchitectureFall 2008 © October 27th, 2008 Majd F. Sakr CS-447– Computer Architecture.
CS61C L21 Caches I (1) Garcia, Fall 2005 © UCB Lecturer PSOE, new dad Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine.
1 Chapter Seven Large and Fast: Exploiting Memory Hierarchy.
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 31 – Caches II In this week’s Science, IBM researchers describe a new class.
COMP3221: Microprocessors and Embedded Systems Lecture 26: Cache - II Lecturer: Hui Wu Session 2, 2005 Modified from.
CS61C L32 Caches II (1) Garcia, 2005 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
CS61C L31 Caches I (1) Garcia 2005 © UCB Lecturer PSOE Dan Garcia inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures.
© 2020 SlidePlayer.com Inc. All rights reserved.