Presentation is loading. Please wait.

Presentation is loading. Please wait.

Design ideas for the MODULAr DAQ F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, 14-15 March 2007.

Similar presentations


Presentation on theme: "Design ideas for the MODULAr DAQ F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, 14-15 March 2007."— Presentation transcript:

1 Design ideas for the MODULAr DAQ F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2007

2 14-15 June 2007CryoDet II, LNGS 2 Outline The ICARUS DAQ design Layout for the T600 detector Performance and critical issues Upgraded scheme for MODULAr Same basic architecture New components, modularity, cost

3 14-15 June 2007CryoDet II, LNGS 3 The ICARUS T600 experience The T600 DAQ system (5·10 4 channels), designed in Padova, engineered and built by CAEN, has proven to perform satisfactory during the 2001 test run in Pavia. It consists of a custom designed analogue front-end followed by a multiplexed AD converter and by a digital VME module performing local storage, hit finding and data compression. From the experience gained with the T600, we propose a natural evolution, based on the same basic architecture, for a DAQ suitable for multi-kton detectors with >> 10 5 channels (more performing components, larger integration, lower cost).

4 14-15 June 2007CryoDet II, LNGS 4 The ICARUS read-out principle Time Drift direction Mux Hit finder multi-event circular buffer E drift ~ 500 V/cm To storage m.i.p. ionization ~ 6000 e - /mm FADC Memory 8:1 400ns Daedalus n x 4kB Low-noise amplifiers Front-end Continuous waveform recording

5 14-15 June 2007CryoDet II, LNGS 5 The induction signals ICARUS T600: three wire planes (pitch 3mm, separation 3mm) d d p Electrons path Drift Ionizing track T=0 Induced current Induced charge u-t view v-t view w-t view E drift E2E2 E1E1 Drift time E drift = 500 V/cm Mip signal ~ e - (inc. recombinantion) Electron drift velocity ~ 1.5 mm/  s Typical grid transit time ~ 2-3  s Induction 1 Induction 2 Collection Charge = area Charge = ampl.

6 14-15 June 2007CryoDet II, LNGS 6 Preamplifier for LAr TPC Need of very low noise amplifier: No amplification around sense wires Induced charge ~ 10 4 electrons Large input capacitance (C D ) Wires (20 pF/m) + cables (50 pF/m) In T600 C D ~ pF Serial noise (proportional to C D ) dominates over parallel noise (proportional only to signal bandwidth) High trans-conductance (g m ) input device is required to ensure acceptable Signal-to-Noise level (S/N ~ 10)

7 14-15 June 2007CryoDet II, LNGS 7 Choice of the active input device Bipolar transistors g m ≈ I c ≈ 10 mA (Amplification merit factor g m ·Z out ≈ 3-4·10 5 ) BUT: parallel noise density ≈ 2 pA / √Hz too high (with a typical LAr signal bandwidth of ~ 1 MHz gives unacceptable noise contribution) VLSI-CMOS Extremely low g m jFET Good g m ≈ I ds ≈ 10 mA (Amplif. merit factor g m ·Z out ≈ 3-4·10 4 ) negligible parallel noise density ≈ pA / √Hz ICARUS choice since 1986: charge sensitive preamplifier with high g m jFET input stage

8 14-15 June 2007CryoDet II, LNGS 8 The ICARUS T600 preamplifier Custom IC in BiCMOS technology Classical Radeka integrator External input stage jFET’s Two IF4500 (Interfet) or BF861/2/3 (Philips) in parallel to increase g m (50-60 mS) External feed-back network Allow sensitivity and decay time optimization High value f.b. resistor (100M  ) reduce parallel noise External baseline restorer circuit BW noise reduction Two channels per IC Identical symmetrical layout guarantees identical electrical behavior Sensitivity ≈ 6 mV/fC Dynamic range > 200 fC Linearity < full scale Gain uniformity < 3% E.N.C. ≈ ( x C D ) el ≈ pF Power consumption ≈ 40 mW Two versions: “quasi-current” mode: R f C f ≈ 1.6  s (collection + first induction) “quasi-charge” mode: R f C f ≈ 30  s (mid induction)

9 14-15 June 2007CryoDet II, LNGS 9 Layout of front-end electronics Twisted pair cables (~5m, 50pF/m) Liquid argon Gas Decoupling Boards (32 ch.) UHV Feed-through (18x32ch.) Front-end amplifiers (32/board) Sense wires (4-9m, 20pF/m) H.V. (<±500 V) VME board (18/crate) 4 Multiplexers (400ns x 8ch.) 10bit FADC 50ns sampling 1mV/ADC (~1000e - /ADC matches el. Noise) ICARUS T600: ~ channels — 1720 boards — 96 crates Cost of the full electronic chain: ~ 120 € / channel

10 14-15 June 2007CryoDet II, LNGS 10 The ICARUS T600 read-out chain CAEN-V789 board: 2 Daedalus VLSI * 16 input channels (local self-trigger & zero suppression) + memory buffers + data out on VME bus CAEN-V791 board: 32 pre-amplifiers + 4 multiplexers (8:1) + 4 FADC’s (10 bits - 20 MHz) Decoupling board: HV distribution and signal input Signal UHV feed-through: 576 channels (18 connectors x 32) + HV wire biasing

11 14-15 June 2007CryoDet II, LNGS 11 The T600 electronic racks

12 14-15 June 2007CryoDet II, LNGS 12 The analogue board V791 BiCMOS IC layout Multiplexers FADC’s Preamplifiers Shielding of front-end Digital link Output of analogue sum Input signal connector

13 14-15 June 2007CryoDet II, LNGS 13 Analogue board block diagram 32 channel module

14 14-15 June 2007CryoDet II, LNGS 14 Signals from the LAr-TPC Image of a low energy electromagnetic shower Drift time (400ns sampling). Wire numbering (2.54mm pitch). m.i.p. ≈ 12 ADC counts (3 mm) FWHM ≈ 5 µs Noise ≈ ADC counts rms

15 14-15 June 2007CryoDet II, LNGS 15 The digital board (ARIANNA) Receives 32 channels data stream through the serial link Hosts two custom made feature extraction ASIC chips (DAEDALUS) for hit finding, zero skipping and self triggering Complies with VME standards Each DAEDALUS operates on 16 channel data stream and controls the circular memory multi-buffers. It includes a median filter to reduce high freq. noise A 28 bit absolute time register is associated to each buffer in memory to allow alignment of data in event reconstruction

16 14-15 June 2007CryoDet II, LNGS 16 On-line data reduction MUX 8:1 ADC CLK 20 MHz RAM CKSYNC EXT. TRIGGERS EVENT FIFO VME INTERFACE V789 BOARD V791 BOARD 8 ANALOG CHANNELS 32Current/Charge Preamplifiers DAEDALUS CHIPS 2 16 ch Daedalus feature: Varying rise-time front-edge finder LINK Raw data (one T600 event = 200 Mb) Reduced data DAEDALUS chip

17 14-15 June 2007CryoDet II, LNGS 17 T600 DAQ throughput The T600 DAQ is based on VME standard for Digital boards best choice at time of design in term of throughput (~40 Mbyes/s). For the analogue boards the same 6U Eurocard standard was adopted, with a custom backplane to connect the inputs from wires and distribute common signals (ADC baseline bias, enable signals, test pulses, etc.). In the T600 DAQ, 18 ARIANNA boards are housed in one VME crate that serves a total of 576 channels. One crate is connected to an analogue crate with the same modularity which in turn receives the signals from a single T600 flange (18 feed-through connectors, each hosting 32 channels). Configuration and control of the 18 boards relies on a dedicated VME CPU, which also handles the data transfers from board buffers to the Ethernet event builder network. Performance of the DAQ system is bounded by the VME slave ARIANNA interface throughput (8-10 MB/s equivalent to few Hz full drift collection).

18 14-15 June 2007CryoDet II, LNGS 18 Critical issues for scaling up The T600 DAQ was conceived in 1997: The front-end dual channel BiCMOS and the DAEDALUS circuits were designed on 1998 The full channels system was built, tested and mounted on the T600 by 2001 The architecture has proven to be reliable and performing But: impossible to replicate on larger scale because main basic components are discontinued The scaling up of the ICARUS DAQ to fit MODULAr requirements is based on: A detail analysis of the whole system to spot the areas where necessary changes could lead to a more efficient structure An in-depth revision of the DAQ design in term of new components available on the market, channel number (>>10 5 ) and cost (aiming at < 60 €/channel)

19 14-15 June 2007CryoDet II, LNGS 19 Signals and noise in MODULAr In a multi-kton TPC we can foresee wires with a pitch larger than the 3mm used in the T600 The adoption of 6mm pitch for MODULAr seems reasonable and will permit to use most of the existing molds and tools for wires support. The capacitance associated to each channel will be determined by the capacitance of the wires, in the order of 20pf/m, in parallel with the capacitance of the cable, in the order 50pF/m. A realistic value for 10m electrode wires, 6mm pitch, and average 8m of cable is a capacitance of ~600pF (cfr.: pF in the T600) It follows that the Signal to Noise Ratio from the MODULAr wire chambers should be very similar to that of the T600. Hence a completely new design of the analogue front-end would hardly improve the performance being the present design already optimized for large input capacitance.

20 14-15 June 2007CryoDet II, LNGS 20 The pre-amplifier In the ICARUS custom IC we integrated two identical channels. This choice was due to the use of an external input active devices (jFET), the feedback network and the integrating capacitor. Limitation to two channels makes possible an identical symmetrical layout with an identical behavior for the two channels. Following this solution, fully satisfactory in the T600, only the amplifier packaging has been reviewed. This component is already available and more than 10 5 dies on sealed silicon wafers are also available. This new smaller package allows a higher degree of integration. First measurements, made on available prototypes, show performance similar to that of the T600 packaging. Prototype of a four channel amplifier and BW filter based on the new package IC. New package Original used in T600

21 14-15 June 2007CryoDet II, LNGS 21 AD conversion Serial ADC are preferable over Flash ADC. They provide the converted data as a sequence of bits at high rate. The data rate of the serial bits is typically around times higher than sampling frequency. For instance to reach the 3MHz sampling rate, AD7273 must be clocked at 48MHz. These devices are quite interesting for price, power consumption and dimensions. Typically they are packed in Mini Small Outline Package (MSOP) smaller than 5x5 mm 2. The choice is rather large and we can expect that more products will be available within one year. The acceptable sampling frequency for a TPC with 6 mm pitch can be assumed in the range of 1–2Mhz for which there is already a wide choice of devices. We can assume a resolution of 10bit but 12bit ADCs are also available at reasonable cost.

22 14-15 June 2007CryoDet II, LNGS 22 Available Serial ADC ManufacturerResPart. Num.Freq. MHz Power mW typ. SupplyCost $ 1000 pcs Analog Devices10AD – Analog Devices10AD – Maxim10MAX , 3.3NA Maxim10MAX NA Analog Devices12AD – Analog Devices12AD – – 6.25 Linear Technology12LTC – Maxim12MAX , 3.3NA Linear Technology14LTC1403A – Analog Devices16AD The frequency given in the table refers to the sampling rate.

23 14-15 June 2007CryoDet II, LNGS 23 New front-end layout The whole front-end can be hosted in a compact crate very close to the feed- through flange. A solution is under study with the feed- through flange as a backplane supporting the analogues boards that host amplifiers for 576 channels. The number of connectors and cables would be drastically reduced with a benefit for cost and S/N. The new DAQ modularity is defined by the channels served by one flange (576). This new module, replacing the old analogue board (modulo 32), will also perform digitization before streaming data to the digital buffering board.

24 14-15 June 2007CryoDet II, LNGS 24 The new data distribution A set of a few FPGA for 576 channels will be used to handle, filter, and organize the serial information provided by the serial ADC’s. Assuming a sampling frequency of 1.5Mhz, 10bit ADC’s and data compression in one byte, we need to transmit ~8 Gbit/s, (including error correction redundancy). Optical links with 1.5Gbit/s data rates are standards and can be driven by the Rocket-IO™ interfaces available on many FPGA from different vendors. Six optical links could serve all the channels of one module (576) and convey also extra information as absolute time. Some of the links will be bidirectional to distribute absolute clock and simple commands. The ADCs and FPGA’s will be housed in the same crate next to the flange or on special boards on top of the amplifiers boards.

25 14-15 June 2007CryoDet II, LNGS 25 Amps and AD module 576 channel module

26 14-15 June 2007CryoDet II, LNGS 26 Digital I/O What has not been discussed is the implementation of the equivalent of the ARIANNA board. One could say that, nowadays, ASIC VLSI will not be required for hit finding as all the feature extraction and TRIGGERING algorithms can be implemented in powerful FPGA The architecture of the DAQ system can be enhanced through the adoption of a modern switched I/O, as PCI Express, allowing the parallelization of the data flows. Such I/O transaction can be carried over low cost optical gigabit/s serial links. This allows a more effective modularity of the digital hardware architecture, decoupled from the geographical distribution of the signal feed-throughs, thus lending to a larger integration and the consequent lower cost per channel.

27 14-15 June 2007CryoDet II, LNGS 27 Summary The ICARUS DAQ basic architecture is well suited even for larger size LAr-TPC An in-depth revision of the project based on new modern components and aiming at lower cost (less than 60 € / channel) is underway Main upgrades concern: Higher integration of the front-end amplifier Adoption of high frequency serial ADC Use of powerful FPGA for data filtering and distribution Optical link for Gbit/s transmission rate


Download ppt "Design ideas for the MODULAr DAQ F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, 14-15 March 2007."

Similar presentations


Ads by Google