Presentation is loading. Please wait.

Presentation is loading. Please wait.

Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005.

Similar presentations


Presentation on theme: "Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005."— Presentation transcript:

1 Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005

2 Ambrish Varma 2 Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices R. Senthinathan and J. L. Prince 1724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 26, NO. 11, NOVEMBER 1991

3 Ambrish Varma 3 Electrical Packaging Requirements for Low-Voltage ICs-3.3 V High-Performance CMOS Devices as a Case Study Ramesh Senthinathan, Arun Mehra, Mali Mahalingam, Yutaka Doi, and Hector Astrain IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY-PART B, VOL. 17, NO. 4, NOVEMBER 1994

4 Ambrish Varma 4 Accurate Simultaneous Switching Noise Estimation Including Velocity- Saturation Effects Srinivasa R. Vemuru, IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY-PART B, VOL. 19, NO. 2, MAY 1996

5 Ambrish Varma 5 Estimation of Ground Bounce Effects on CMOS Circuits Adnan Kabbani and Asim J. Al-Khalili IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGY, VOL. 22, NO. 2, JUNE 1999

6 Ambrish Varma 6 Simultaneous Switching Noise (SSN) Modeling Bernhard Unger 1/31/00 EIA IBIS Summit

7 Ambrish Varma 7 Analysis and Optimization of Ground Bounce in Digital CMOS Circuits Payam Heydari and Massoud Pedram IEEE International Conference on Computer Design (ICCD), Austin, Texas, Sept

8 Ambrish Varma 8 Estimation of On-Chip Simultaneous Switching Noise in VDSM CMOS Circuits Kevin T. Tang and Eby G. Friedman Proceedings of the International Conference on Modeling and Simulation of Microsystems, 2000

9 Ambrish Varma 9 Noise Generation and Coupling Mechanisms in Deep-Submicron ICs Xavier Aragonès, Jose Luis González, Francesc Moll, and Antonio Rubio Universitat Politècnica de Catalunya IEEE Design & Test of Computers. September–October 2002

10 Ambrish Varma 10 Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks Kevin T. Tang and Eby G. Friedman, Fellow, IEEE IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 4, AUGUST 2002

11 Ambrish Varma 11 Analyzing Internal-Switching Induced Simultaneous Switching Noise Li Yang, J. S. Yuan Proceedings of the Fourth International Symposium on Quality Electronic Design (ISQED’03)


Download ppt "Ambrish Varma 1 Power/Ground Pin Parasitic for SSN Simulations - A Literature Review- Ambrish Varma August 2005."

Similar presentations


Ads by Google