We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byBruce Hawkins
Modified about 1 year ago
Architecture Wizard and I/O Planning
Architecture Wizard and the I/O Planner 2 © Copyright 2011 Xilinx Objectives After completing this module, you will be able to: List at least two uses for the Architecture Wizard Identify two features of the I/O Planner Create quality pin assignments for Xilinx FPGAs
Architecture Wizard and the I/O Planner 3 © Copyright 2011 Xilinx Architecture Wizard Contains Several Wizards Use the command Project > New Source –Select IP (CORE Generator & Architecture Wizard) –Enter File name and click Next –Select components by function or name Wizards available for clocking, RocketIO™ serial transceivers, and memory interfaces
Architecture Wizard and the I/O Planner 4 © Copyright 2011 Xilinx Clocking Wizard Helps You Define the DCM Main window –Select Clocking Features –Specify input clock Input Clock frequency Input Jitter
Architecture Wizard and the I/O Planner 5 © Copyright 2011 Xilinx Specify Output Settings Specify output clock settings
Architecture Wizard and the I/O Planner 6 © Copyright 2011 Xilinx Specify I/O and Feedback Select optional inputs / outputs and feedback
Architecture Wizard and the I/O Planner 7 © Copyright 2011 Xilinx DCM Attributes Specify DCM attributes
Architecture Wizard and the I/O Planner 8 © Copyright 2011 Xilinx Attributes are Written into the HDL Files by Default
Architecture Wizard and the I/O Planner 9 © Copyright 2011 Xilinx Launching the I/O Planner from the Project Navigator Assign package pins before or after synthesis –Pins can be assigned before synthesis to test pin assignments Make sure assignments follow the I/O Banking Rules Avoid ground bounce problems with Simultaneous Switching Output (SSO) analysis Make sure assignments are appropriate for signals going to/from dedicated hardware Pin assignments are stored in your design’s UCF
Architecture Wizard and the I/O Planner 10 © Copyright 2011 Xilinx The I/O Planner is a Pin Assignment Editor Within the PlanAhead Tool The PlanAhead™ software is automatically installed with the ISE® software and it includes the I/O Planner at no extra cost The I/O Planner allows you to assign package pins before synthesis or implementation –This requires rules based I/O assignments DRC provides guidance for pin assignments connecting to dedicated FPGA logic (memory controllers, GTs, or differential pairs, for example) –Semi or fully automatic pin assignment capabilities Xilinx recommends that you place timing-critical ports before allowing automatic pin assignment of the remaining pins –Supports grouping related pins to simplify I/O interface management
Architecture Wizard and the I/O Planner 11 © Copyright 2011 Xilinx I/O Planner GUI
Architecture Wizard and the I/O Planner 12 © Copyright 2011 Xilinx Key Features The I/O Planner allows you to view both the die and the package views so that you can understand the I/O bank relationship with your logic
Architecture Wizard and the I/O Planner 13 © Copyright 2011 Xilinx Package View The colored areas between the pins displays the I/O Banks Show Differential Pairs Global Clock pins Vcc GND No connect
Architecture Wizard and the I/O Planner 14 © Copyright 2011 Xilinx Using the Package Viewer The Package Pin Viewer has a very detailed list –Uses both colors and symbols Display includes –Pin name (signal name, if assigned) –Pin number (E6, if unassigned) –Pin type (I/O) –Differential pair type (N) –Bank number (0) Pin Type: IO_L21N_0, Bank Number: 0
Architecture Wizard and the I/O Planner 15 © Copyright 2011 Xilinx Key Features Final pin assignments can be exported in a CSV format (PCB schematic symbol), HDL, or UCF Cross highlighting of pins, I/O banks, package pins, and device resources is supported throughout Importing existing pin assignments is supported –So if you are having a problem, it is not too late for help from the I/O Planner SSN analysis allows you to find I/O banks where you may be close to creating a ground bounce problem –This feature is customizable for your board
Architecture Wizard and the I/O Planner 16 © Copyright 2011 Xilinx Other Features SSN Results
Architecture Wizard and the I/O Planner 17 © Copyright 2011 Xilinx Viewing Pin Compatibility The original chosen package of choice was XC5VLX330-FF1760 –To make it pin compatible simply right-click in the package viewer Modified package view after pin compatibility is applied with XC5VLX110- FF1760
Architecture Wizard and the I/O Planner 18 © Copyright 2011 Xilinx I/O Layout Guidelines Control Signals Data Buses Data Flow Control signals enter in the center column Data pins are placed in the remaining columns Data flow is horizontal Can sometimes be vertical, but not common Clock regions tend to group logic
Architecture Wizard and the I/O Planner 19 © Copyright 2011 Xilinx LSB MSB Data Bus Layout Follow bit ordering Disperse simultaneous switching outputs –Helps avoid ground bounce –Insert other unrelated bits in between binary encoded output pins
Architecture Wizard and the I/O Planner 20 © Copyright 2011 Xilinx Interleaved Bus Layout Arithmetic functions involving two or more buses will benefit from interleaved pin constraints –For example C <= A + B; or C <= A * B; –Both buses follow bit ordering A(0) B(0) A(1) B(1) A(2) B(2) A(3) B(3)
Architecture Wizard and the I/O Planner 21 © Copyright 2011 Xilinx Summary The Architecture Wizard consists of several wizards, including –Clocking Wizard –RocketIO Wizard –Memory Interface Generator These wizards make it easy for you to optimize your design to the dedicated resources in your FPGA The I/O Planner makes it easy for you to make good pin assignments that enhance your system speed and help you avoid common mistakes –Avoid ground bounce –Follow I/O banking rules –Comprehensive DRC
Architecture Wizard and the I/O Planner 22 © Copyright 2011 Xilinx Where Can I Learn More? Architecture Wizard –More Info buttons in dialog boxes Xilinx online documents – www.support.xilinx.com Spartan-6 FPGA User guide Virtex-6 FPGA User guide PlanAhead User Guide –From the I/O Planner: Help > User Guide > PlanAhead User Guide
Architecture Wizard and the I/O Planner 23 © Copyright 2011 Xilinx Where Can I Learn More? Xilinx Education Services courses – www.support.xilinx.com Training Free Online Training Xilinx tools and architecture courses Hardware description language courses Basic FPGA architecture and other topics
Architecture Wizard and the I/O Planner 24 © Copyright 2011 Xilinx Xilinx is disclosing this Document and Intellectual Propery (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes. Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design. THE DESIGN IS PROVIDED “AS IS" WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY. The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring fail-safe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems (“High-Risk Applications”). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk. © 2009 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. Trademark Information
Architecture Wizard and I/O Planning Xilinx Training.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved How do I Get Started with PlanAhead?
How to Use the Three AXI Configurations
How to Use The 3 AXI Configurations
Global Timing Constraints. Objectives After completing this module you will be able to… Apply global timing constraints to a simple synchronous design.
Xilinx Analog Mixed Signal Solution HDL Design Flow Note: Agile Mixed Signal is Now Analog Mixed Signal Hello, and welcome to this recorded e-learning.
XST Synthesis Options. Welcome If you are new to FPGA design, this module will help you use XST to synthesize your design optimally These synthesis techniques.
How Do I Plan to Power My FPGA?
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Global Timing Constraints.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved XST Synthesis Options.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved What are FPGA Power Management Software Options?
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved How Do I Plan to Power My FPGA?
Xilinx Training Xilinx Analog Mixed Signal EDK Design Flow Note: Agile Mixed Signal is Now Analog Mixed Signal.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Power Estimation.
How Do I Resolve Routing Congestion?
7 Series CLB Architecture
How to Create Area Constraints with PlanAhead
Power Estimation Xilinx Training.
What are FPGA Power Management Software Options?
7 Series Memory Controllers
7 Series Memory Resources Part 1. Objectives After completing this module, you will be able to: Describe the dedicated block memory resources in the 7.
Xilinx Analog Mixed Signal XADC Evaluation Note: Agile Mixed Signal is Now Analog Mixed Signal Xilinx Training.
What are the Benefits of Area Constraints?
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved How to Convert a PLB-based Embedded System to an AXI-based System.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Basic FPGA Configuration Part 1.
© 2003 Xilinx, Inc. All Rights Reserved Architecture Wizard and PACE FPGA Design Flow Workshop Xilinx: new module Xilinx: new module.
What are FPGA Power Management Design Techniques?
Core Generator Software System. Describe the differences between LogiCORE™ and AllianceCORE solutions Identify two benefits of using cores in your designs.
What Design Techniques Help Avoid Routing Congestion?
How to Convert a PLB-based Embedded System to an AXI-based System
Xilinx Confidential – Internal © 2009 Xilinx, Inc. All Rights Reserved Core Generator Software System.
© 2010 Copyright Xilinx Timing Closure. © Copyright 2010 XilinxTiming Closure REL Page 2 Welcome This module will help you understand how your synthesis.
Timing Closure. Page 2 Welcome This module will help you understand how your synthesis tool, the ISE software, HDL coding style, and other factors that.
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Virtex-5 FPGA Coding Techniques, Part 2.
7 Series DSP Resources Part 1.
Synthesis Options. Welcome If you are new to FPGA design, this module will help you synthesize your design properly These synthesis techniques promote.
7 Series Slice Flip-Flops
ChipScope Pro Software
FPGA and ASIC Technology Comparison - 1 © 2009 Xilinx, Inc. All Rights Reserved Synthesis Options.
Oracle Fusion Applications 11gR1 ( ) Functional Overview (L2) Manage Inbound Logistics (L3) Manage and Disposition Inventory Returns.
Xilinx Confidential – Internal © 2009 Xilinx, Inc. All Rights Reserved ChipScope Pro Software +Labs.
Oracle Fusion Applications 11gR1 ( ) Functional Overview (L2) Manage Inbound Logistics (L3) Manage Supplier Returns.
Copyright © 2012, Oracle and/or its affiliates. All rights reserved. Oracle Proprietary and Confidential. 1.
Oracle Fusion Applications 11gR1 ( ) Functional Overview (L2) Manage Inbound Logistics (L3) Put Away Loads.
FPGA vs. ASIC Design Flow
Adding Genes This presentation gives a quick overview on how to add Genes to Osprey.
Oracle Fusion Applications 11gR1 ( ) Functional Overview (L2) Manage Inbound Logistics (L3) Inspect Material.
© 2017 SlidePlayer.com Inc. All rights reserved.