Presentation is loading. Please wait.

Presentation is loading. Please wait.

MC/DC. 2MC/DC  MC/DC is a structural coverage that ensures:  That decisions take true and false values  That conditions are exercised independently.

Published byTrevion Dering Modified over 9 years ago

Similar presentations

Presentation on theme: "MC/DC. 2MC/DC  MC/DC is a structural coverage that ensures:  That decisions take true and false values  That conditions are exercised independently."— Presentation transcript:

1 MC/DC

2 2MC/DC  MC/DC is a structural coverage that ensures:  That decisions take true and false values  That conditions are exercised independently  If ( A or C )  “A or C” is the decision, “A” & “C” are the conditions  The independence is also called the “unique cause”, but it cannot be always shown due to masking problem  There is a way to resolved it © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

3 3 The 5 steps method (Nasa)  Create a representation of the source/logic  Indentify the test inputs from requirements-based tests  Eliminate masked test case  Determine MC/DC based on blocks specificities (And, or, if, …)  Examine outputs of the tests to confirm correct operation © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

4 4 The And Gate © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c

5 5 The And Gate © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1TT1TT 1T1T

6 6 The And Gate © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1 2 T F T 1 2 T F

7 7 The And Gate © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1 2 3 T F F T T F 1 2 3 T F F

8 8 The And Gate © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1 2 3 4 T F F T T T F F 1 2 3 4 T F F F

9 9 Minimun Set of Test © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1 2 3 4 T F F T T T F F 1 2 3 4 T F F F

10 10 Or Gate : Minimun Set of Test © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c 1 2 3 F T T 1 2 3 F F T F T F

11 11 Example of logic, with its inputs from req © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

12 12 Reporting tests © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary 1 2 3 4 5 T F F T T T T T T F 1 2 3 4 5 T F F T F F F T T F 1 2 3 4 5 T F T T F

13 13 Identifying masked case © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary 1 2 3 4 5 T F F T T T T T T F 1 2 3 4 5 T F F T F F F T T F 1 2 3 4 5 T F T T F

14 14 Determination of MC/DC : AND © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary 1 2 3 4 5 T F F T T T T T T F 1 2 3 4 5 T F F T F F F T T F 1 2 3 4 5 T F T T F Unmasked case provide MC/DC for “AND”

15 15 Determination of MC/DC: OR © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary 1 2 3 4 5 T F F T T T T T T F 1 2 3 4 5 T F F T F F F T T F 1 2 3 4 5 T F T T F Case 1, 3 and 2 or 5 provide MC/DC for “OR”

16 16 Output confirmation © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary 1 2 3 4 5 T F F T T T T T T F 1 2 3 4 5 T F F T F F F T T F 1 2 3 4 5 T F T T F Case 1, 2, 3 satisfy MC/DC. Test 4 doest not contribute

17 17 Using Expressions © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary a b c X > 30 Test CaseCondition X = 30F X = 31T X = 0F X = 100T …

18 18 Unique Cause vs Masking © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

19 19 MC/DC of gates  There is no missing tests © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

20 20 Changing test case: impact  Changing test case 2 from FTFT to TFFT © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

21 21Result  In Ex 2A, only D changes, while in Ex 2, A & B also changes  Either “unique cause” or “masking” approaches detects the same errors © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

22 22 Black-Box Testing  What if black-box testing ?  That is, not visibility on the code  Then :  Either the requirements are sufficiently explicit & close to the code, that is: the requirements and code represent exactly the same logical function  OK  There is a difference. In which case, you need to ask help from dev, knowing that they should not provide exactly the example or the logic… © Esterel Technologies - An ISO 9001:2008 Certified Company - Confidential & Proprietary

Download ppt "MC/DC. 2MC/DC  MC/DC is a structural coverage that ensures:  That decisions take true and false values  That conditions are exercised independently."

Similar presentations

Decision Structures - If / Else If / Else. Decisions Often we need to make decisions based on information that we receive. Often we need to make decisions.

Decision Structures - If / Else If / Else. Decisions Often we need to make decisions based on information that we receive. Often we need to make decisions.
Basic Logic Gate Sayed Mahbub Hasan Amiri Dhaka Residential Model College.

Basic Logic Gate Sayed Mahbub Hasan Amiri Dhaka Residential Model College.
Diagram 1 shows a four wires (w1, w2, w3 & w4) logic circuit.

Diagram 1 shows a four wires (w1, w2, w3 & w4) logic circuit.
Annoucements  Next labs 9 and 10 are paired for everyone. So don’t miss the lab.  There is a review session for the quiz on Monday, November 4, at 8:00.

Annoucements  Next labs 9 and 10 are paired for everyone. So don’t miss the lab.  There is a review session for the quiz on Monday, November 4, at 8:00.
Presenter: Jyun-Yan Li Design Fault Directed Test Generation for Microprocessor Validation Deepak A. Mathaikutty, Sandeep K. Shukla FERMAT Lab, Virginia.

Presenter: Jyun-Yan Li Design Fault Directed Test Generation for Microprocessor Validation Deepak A. Mathaikutty, Sandeep K. Shukla FERMAT Lab, Virginia.
Flow Control if, while, do-while Juan Marquez (03_flow_control.ppt)

Flow Control if, while, do-while Juan Marquez (03_flow_control.ppt)
Software Testing Sudipto Ghosh CS 406 Fall 99 November 16, 1999.

Software Testing Sudipto Ghosh CS 406 Fall 99 November 16, 1999.
Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.

Chapter 4 Logic Gates and Boolean Algebra. Introduction Logic gates are the actual physical implementations of the logical operators. These gates form.
In a not gate, if the input is on(1) the output is off (0) and vice versa.

In a not gate, if the input is on(1) the output is off (0) and vice versa.
Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.
Software Testing Sudipto Ghosh CS 406 Fall 99 November 9, 1999.

Software Testing Sudipto Ghosh CS 406 Fall 99 November 9, 1999.
Software Testing Verification and validation planning Software inspections Software Inspection vs. Testing Automated static analysis Cleanroom software.

Software Testing Verification and validation planning Software inspections Software Inspection vs. Testing Automated static analysis Cleanroom software.
System/Software Testing

System/Software Testing
CC0002NI – Computer Programming Computer Programming Er. Saroj Sharan Regmi Week 7.

CC0002NI – Computer Programming Computer Programming Er. Saroj Sharan Regmi Week 7.
Objectives Understand the basic concepts and definitions relating to testing, like error, fault, failure, test case, test suite, test harness. Explore.

Objectives Understand the basic concepts and definitions relating to testing, like error, fault, failure, test case, test suite, test harness. Explore.
Flow of Control Java Programming Mrs. C. Furman January 5, 2009.

Flow of Control Java Programming Mrs. C. Furman January 5, 2009.
XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.

XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.
Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.

Lecture 17: Digital Design Today’s topic –Intro to Boolean functions Reminders –HW 4 due Wednesday 10/8/2014 (extended) –HW 5 due Wednesday 10/15/2014.
© Andrew IrelandSoftware Design F28SD2 Software Design (F28SD2): Life-Cycle Perspective - Part 2 Andrew Ireland School of Mathematical & Computer Sciences.

© Andrew IrelandSoftware Design F28SD2 Software Design (F28SD2): Life-Cycle Perspective - Part 2 Andrew Ireland School of Mathematical & Computer Sciences.
Advanced Technology Center Slide 1 Requirements-Based Testing Dr. Mats P. E. Heimdahl University of Minnesota Software Engineering Center Dr. Steven P.

Advanced Technology Center Slide 1 Requirements-Based Testing Dr. Mats P. E. Heimdahl University of Minnesota Software Engineering Center Dr. Steven P.

Similar presentations

Ads by Google