Presentation is loading. Please wait.

Presentation is loading. Please wait.

MCQS ON COMPUTER ARCHITECURE DIGITAL ELECTRONICS MICROPROCESSORS FOR PLACEMENT TRAINING By: SHWETA VINCENT AP (CSE)

Similar presentations


Presentation on theme: "MCQS ON COMPUTER ARCHITECURE DIGITAL ELECTRONICS MICROPROCESSORS FOR PLACEMENT TRAINING By: SHWETA VINCENT AP (CSE)"— Presentation transcript:

1 MCQS ON COMPUTER ARCHITECURE DIGITAL ELECTRONICS MICROPROCESSORS FOR PLACEMENT TRAINING By: SHWETA VINCENT AP (CSE)

2 YOU!!!!

3 EMPLOYER...!!!!

4 ON A LIGHTER NOTE..:D

5 FORMAT  QUESTION ON FIRST SLIDE  ANSWER ON THE NEXT SLIDE

6 1. Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

7  C.

8 2. Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

9 dd

10 3. A complete microcomputer system consists of a. microprocessor b. memory c. peripheral equipment d. all of above

11 dd

12 4. CPU does not perform the operation a. data transfer b. logic operation c. arithmetic operation d. all of above

13 aa

14 5. Pipelining strategy is called to implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

15 bb

16 6. A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer d. a 16-bit memory address stored in the program counter

17 cc

18 7. A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

19 aa

20 8. The branch logic that provides decision making capabilities in the control unit is known as a. controlled transfer b. conditional transfer c. unconditional transfer d. none of above

21 cc

22 9. Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

23 dd

24 10. A time sharing system implies a. more than one processor in the system b. more than one program in memory c. more than one memory in the system d. None of above

25 bb

26 11. Processors of all computers, whether micro, mini or mainframe must have a. ALU b. Primary Storage c. Control unit d. All of above

27 dd

28 12. What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

29 dd

30 13. What is meant by a dedicated computer? a. which is used by one person only b. which is assigned to one and only one task c. which does one kind of software d. which is meant for application software only

31 bb

32 14. The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

33 ee

34 15. Pipeline implements a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of above

35 ff

36 16. Which of the following code is used in present day computing was developed by IBM corporation? a. ASCII b. Hollerith Code c. Baudot code d. EBCDIC code

37 dd

38 17. When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

39 dd

40 18. A microprogram written as string of 0's and 1's is a a. symbolic microinstruction b. binary microinstruction c. symbolic microprogram d. binary microprogram

41 dd

42 19. Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

43 bb

44 20. Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

45 cc

46 21. A collection of 8 bits is called a. byte b. word c. record

47 aa

48 22. The ascending order or a data Hierarchy is a. bit - bytes - fields - record - file - database b. bit - bytes - record - field - file - database c. bytes - bit- field - record - file - database d. bytes -bit - record - field - file - database

49 aa

50 23. How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

51 bb

52 24. A computer program that converts an entire program into machine language at one time is called a/an a. interpreter b. simulator c. compiler d. commander

53 cc

54 25. In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

55 bb

56 26. Microprocessor 8085 can address location upto a. 32K b. 128K c. 64K d. 1M

57 cc

58 27. The ALU and control unit of most of the microcomputers are combined and manufactured on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

59 bb

60 28. When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

61 cc

62 29. A microporgram in sequence performs the operation a. read b. write c. execute d. read and write e. read and execute

63 ee

64 30. Interrupts which are initiated by an I/O drive are a. internal b. external c. software d. all of above

65 bb

66 31. From where interrupts are generated? a)Central processing unit b) Memory chips c) Registers d) I/O devices

67 dd

68 32. The output of a gate is low when at least one of its input is low. It is true for a)AND gate b) OR gate c) NAND gate d) NOR gate

69 aa

70 33. Which one of the following is most suitable to make a parity checker a) AND gate b) OR gate c) Exclusive- OR gate d) None of the above

71 cc

72 34. What is the minimum number of flip-flops required in a counter to count 100 pulses? a)Five b) seven c) Ten d) hundred

73 bb

74 35. For a RS flip-flop constructed with NAND gates and input R=1 and S=1 the state is a) Memory state b) Set state c) Reset state d) Unused state

75 dd

76 36. The advantage of RISC processor over CISC processor is that a) The hardware architecture is simpler b) An instruction can be executed in one cycle c) Less number of registers accommodate in chip d) Parallel execution capabilities

77 bb

78 37. Which of the following is true about interrupts? a) They are generated when memory cycles are stolen b) They are used in place of data channels c) They can be generated by arithmetic operation d) They can indicate completion of an I/O operation

79 aa

80 38. The devices connected to a microprocessor can use the data bus: a) all the time b) at regular interval of time c) only when it’s sending or receiving data d) when the microprocessor is reset

81 cc

82 39. Intel 8080 microprocessor has an instruction set of 91 instruction. The opcode to implement this instruction set should be at least a)3 bit long b) 5 bit long c) 7 bit long d) 9 bit long

83 cc

84 40. Dynamic RAMs are best suited to (a) slow system (b) large system (c) one bit system (d) none of the above

85 aa

86 41. Intel Pentium CPU is a a. RISC based b. CISC based c. Both of the above d. None of the above

87 aa

88 42. A modem is used to link up two computers via a. telephone line b. dedicated line c. Both of the above d. None of the above

89 cc

90 43. The maximum integers which can be stored on a 8 bit accumulator is a. 112 b. 200 c. 255 d. 224

91 cc

92 44. In a system with a 16 bit address bus, what is the maximum number of 1K byte memory devices it could contain a. 16 b. 64 c. 256 d

93 cc

94 45. Which of the following memories in a computer is volatile? a. RAM b. ROM c. EPROM d. ALL

95 aa

96 46. A peripheral is a. any drives installed in the computer b. tapedrive connected to a computer c. any physical device connected to the computer d. None of above

97 cc

98 47. Which of the following bus is used to transfer data from main memory to peripheral device? a. DMA bus b. Output bus c. Data bus d. All of the above

99 cc

100 48. To provide increased memory capacity for operating system, the a. virtual memory is created b. cache memory is increased c. memory for OS is reserved d. Additional memory is installed

101 aa

102 49. Which of the following require large computer memory? a. Imaging b. Graphics c. Voice d. All of the above

103 dd

104 50. Which major development led to the production of microcomputers? a. Magnetic disks b. floppy disks c. Logic gates d. Integrated Circuits

105 dd

106 51. In immediate addressing the operand is placed a. in the CPU register b. after opcode in the instruction c. in the memory d. in the stack

107 bb

108 52. Micro instructions are stored in a. computer memory b. primary storage c. secondary storage d. control memory e. cache memory

109 dd

110 53. Pipeline processing implements a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of the above

111 ff

112 54. The 16- bit registers in 8085 is a. general purpose register b. accumulator c. stack pointer and program counter d. all of the above

113 cc

114 55. Instruction pipelining has minimum stages a. 4 b. 2 c. 3 d. 6

115 bb

116 56. Systems that do not have parallel processing capabilities are a. SISD b. SIMD c. MIMD d. All of the above

117 aa

118 57. The word size of the microprocessor refers to a. the amount of a information that can be stored in a byte b. the amount of a information that can be stored in a cycle c. The number of machine operations performed in a second d. the maximum length of an English word that can be input to a computer

119 bb

120 58. The voltage levels for a negative logic system (a) must necessarily be negative (b) could be negative or positive (c) must necessarily be positive (d) must necessarily be either zero or -5 V

121 bb

122 59. The output Qn of a J-K flip-flop is zero. It changes to 1 when a clock pulse is applied, the inputs Jn and Kn are respectively (a) 1 and X (b) 0 and X (c) X and 0 (d) X and 1

123 aa

124 60. The larger the RAM of a computer, the faster is its speed, since it eliminates (a) need for ROM (b) need for external memory (c) frequency disk I/O s (d) need for a data-wide path

125 cc

126 61. The number of bits needed to address 4K memory is (a)6 (b) 8 (c)12 (d) 16

127 cc

128 62. The ESC instruction of 8086 may have two formats. In one of the formats, no memory operand is used. Under this format, the number of external op-codes (for the co-processor) which can be specified is? (a) 64 (b) 128 (c) 256 (d) 512

129 bb

130 63. The TRAP is one of the interrupts available its INTEL Which one of the following statements is true of TRAP? (a) It is level triggered (b) It is negative edge triggered (c) It is positive edge triggered (d) It is both positive edge triggered and level triggered

131 dd

132 64. In a 16-bit microprocessor, words are stored in two consecutive memory locations. The entire word can be read in one operation provided the first (a) word is even (b) word is odd (c) memory location is odd (d) memory address is even

133 dd

134 65. A 3 x 8 decoder with two enable inputs is to be used to address 8 blocks of memory. What will be the size of each memory block when addressed from a sixteen bit bus with two MSBs used to enable the decoder (a) 2K (b) 4K (c)16K (d) 64K

135 cc

136 66. A decade counter requires (a) 10 flip-flops (b) 4 flip-flops (c) 3 flip-flops (d) 2 flip-flops.

137 bb

138 67. The decimal value for the BCD coded number is (a) 6 (b) 10 (c)12 (d)18.

139 cc

140 68. An adder takes……. Input/s and produces………. Output/s (a) one, two (b) two, two (c) three, two (d) two, three.

141 cc

142 69. Which of the following combinations of gates does not allow the implementation of an arbitrary Boolean function? (a) OR gates and inverters only (b) NAND gates only (c) OR gates and exclusive – OR gates only (d) OR gates and NAND gates.

143 dd

144 70. Which logic circuit is the fastest? (a) TTL (b) DTL (c) RTL (d) All have same speed.

145 aa

146 71. A half adder has (a) 2 inputs and 2 outputs (b) 2 inputs and 3 outputs (c) 3 inputs and 3 outputs (d) None of the above.

147 aa

148 72. The main advantage of flip-flops over transistor circuit is (a) immunity from noise (b) low heating (c) low propagation delay time (d) high propagation.

149 cc

150 EXTERNAL LINKS FOR STUDY  electronics/microprocessor-fundamentals/ electronics/microprocessor-fundamentals/  answers answers  Fundamentals-of-Computer/computer-fundamentals- objective-questions-mcq-with-solutions-set-20.html Fundamentals-of-Computer/computer-fundamentals- objective-questions-mcq-with-solutions-set-20.html  system-architecture_20.html system-architecture_20.html  gates/ gates/


Download ppt "MCQS ON COMPUTER ARCHITECURE DIGITAL ELECTRONICS MICROPROCESSORS FOR PLACEMENT TRAINING By: SHWETA VINCENT AP (CSE)"

Similar presentations


Ads by Google