Download presentation

Presentation is loading. Please wait.

Published byKiya Dustin Modified over 2 years ago

1
Practice Problems 2 Latch and Flip Flop ©Paul Godin Created September 2007 Last edit Aug 2013

2
Introduction The following slides contain practice problems Solutions are provided at the end of this presentation 2

3
Hints Mark the clock edges. In some configurations where the output of a flip-flop becomes the input to another, look at the input states immediately prior to the edge. You must remember the truth tables for the flip- flops. 3

4
Problem #1 4

5
Problem #2 5

6
Problem #3 6

7
Problem #4 7

8
Problem #5 8

9
Problem #6 9

10
SOLUTIONS 10

11
Introduction The following slides contain timing diagram solutions and a brief discussion. 11

12
Discussion #1 This problem involves a more complex approach. We notice that the second flip-flop gets its edge from the Q’ of the first. We need to draw the Q’ output timing diagram to help us determine the edges. We also noticed that the J and K inputs to FF#2 are tied together, and follow the J input. Therefore, there can only be 2 states to FF#2: 11 and 00 (Toggle and Hold). If J input=1, FF#2 toggles. In the solution, I’ve indicated the JK states next to each edge. Problem #1 12

13
Problem #1 13

14
Discussion #2 This problem is a little simpler than the previous exercise. The similarity is that FF#1 is producing the edge for FF#2 (asynchronous configuration), and so we must solve for FF#1 before FF#2. Problem #2 14

15
Problem #2 15

16
Discussion #3 The method of solving this problem is to visualize the input state just prior to the edge. Again, this is an asynchronous configuration where the 2nd FF gets its trigger from the first. This configuration creates a recognizable output pattern. Problem #3 16

17
Problem #3 17

18
18

19
Discussion #4 This is perhaps the simplest of these practice problems. This configuration, where each FF gets the same clock edge, is called Synchronous. The FFs are independent and are treated individually. Problem #4 19

20
Problem #4 20

21
Discussion #5 In this problem, the asynchronous inputs are used, but the FFs are configured synchronously (they each get their edges directly from the clock). The asynchronous inputs are active low. The FFs are configured in permanent Toggle mode. We must realize that the asynchronous inputs override the J, K and Clock inputs and affect the output state immediately. Also, there is an illegal input (an active input to both preset and reset). Problem #5 21

22
Problem #5 22

23
Discussion #6 This asynchronous configuration initially appears as a counter, but on closer examination you will note the different clock edges. The results is that this counter is neither an up or down counter, but a counter with a non-natural sequence count. The count pattern is: 1-6-7-4-5-2-3-0-1... Problem #6 23

24
Problem #6 24

25
END prgodin @ gmail.com 25

Similar presentations

Presentation is loading. Please wait....

OK

Counter Section 6.3.

Counter Section 6.3.

© 2018 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on reproductive system of human body Ppt on representation of rational numbers on number line Ppt on normalization S tv do ppt online Free ppt on balanced diet Ppt on private public and global enterprises Ppt on wireless networking technology Easy ppt on bluetooth Ppt on transportation in plants and animals for class 10 Ppt on learning styles