Download presentation

Presentation is loading. Please wait.

Published byTriston Gillson Modified over 2 years ago

1
A. Abhari CPS2131 Sequential Circuits Most digital systems like digital watches, digital phones, digital computers, digital traffic light controllers and so on require memory elements Memory elements are digital circuits that can store and retrieve data in the form of 1's and 0's. The output of the systems with memory depends not only on present inputs but also on what has happened in the past SR latch is an example of memory circuits that can store one bit of information

2
A. Abhari CPS2132 SR Latch When SR latch is storing a 1 then its Q is 1 and when storing 0 its Q is 0 R Q S Q’

3
A. Abhari CPS2133 SR Latch 1.If SR=10 then Q=1 and the latch is storing a 1, We call this setting the Latch. 2.If SR =10 and we change to SR=00 then the latch will remain set with Q= 1. In other words it "remembers" to stay set 3.If SR=01 then Q=0 and the latch is storing a 0. We call this resetting or Clearing the latch 4.If SR =01 and we change to SR=00 then the latch will remain set with Q= 0. We call the value of Q at any given time the state of the latch

4
A. Abhari CPS2134 SR Latch The circuit (in next slide) with NOR gates is able to do this because of the feedback from the output back to the input Note that both Q and Q' are "brought back" and connected to the inputs of the NOR gates If both S (set) and R (reset) are 1 an undefined state with both output equal to 0 occurs ( it means the SET and RESET commands are issuing at the same time).

5
A. Abhari CPS2135

6
6 SR Latch The SR latch with two cross-coupled NAND gate is shown in next slide. By setting S to 0 the output Q will be 1 that putting the latch in the set state If S goes to 1 the circuit remains in set state By setting R to 0 the circuit goes to reset state and stay there even after both input returns to 1 The undefined state is when both input are 0 Because NAND latch requires 0 signal to change its state it is also called S’-R’ latch

7
A. Abhari CPS2137

8
8 Synchronous vs. Asynchronous The behavior of a synchronous sequential circuit depends upon the any input signal at any instant of time and order of input change. This synchronization is achieved by clock generators that provides clock pulses (see the next slide). The storage elements used in clocked sequential circuits are called flip-flops. In asynchronous sequential circuits the storage elements are time delay devices (i.e., storage is because of their propagation delay). They implemented by feedback that may cause instability in Asynchronous circuits.

9
A. Abhari CPS2139

10
10

11
A. Abhari CPS21311 D latch is designed to eliminate the indeterminate state in SR latch by making sure that inputs S and R are never equal to 1 at the same time

12
A. Abhari CPS21312

13
A. Abhari CPS21313 JKFF The JK flip-flop is an SRFF with some additional gating logic on the inputs in which the SR=11 (undetermined condition) doesn’t exist J is used for the set and K is used for reset J K Q ------------------- 0 0 Q 0 1 0 1 0 1 1 1 Q’

14
A. Abhari CPS21314 TFF By connecting K and J we can make TFF Qt T Qt + 1 ---------------------- 0 0 0 0 1 1 Qt 1 0 1 Q’t 1 1 0

15
A. Abhari CPS21315 Edge-Triggered vs. Level sensitive ET FF: Transition (output change) can happen only during clock pulse transition Clock pulse transition can be positive clock transition or negative clock transition Level Sensitive FF: as long as the pulse level is up or down output can change Level sensitive clock is less favorite because depending on the duration of pulse, output may change a number of times

16
A. Abhari CPS21316

17
A. Abhari CPS21317 Master-Slave FF (Edge-Trigger FF) Is a combination of 2 FFS. The first FF is master and responds to positive level of clock The 2nd FF is slave and responds to negative level of clock Therefore, the final output changes only during 1 to 0 transition of clock. It means during the duration of clock pulses changes in input do not have effect on output.

18
A. Abhari CPS21318

19
A. Abhari CPS21319 Analysis of Clocked Sequential Circuits The behaviour of circuit can be described by state equation For example for the circuit (next slide) the state equations are as the follows: A(t+1) = A(t)x(t) + B(t)x(t) B(t+1)= A’(t).x y(t) = (B(t) + A(t)).x’(t)

20
A. Abhari CPS21320

21
A. Abhari CPS21321 State Table The time sequence of inputs, outputs and flip- flop states can be enumerated in a state table or transition table In the state table the present state that shows the state of flip flops comes first. So n flip flops need n present states. The inputs, next state and output come after. The combination of present state and inputs makes state table. Output and next state can be derived from the state equations

22
A. Abhari CPS21322 State Table There are two types of for state tables: Mealy Model: In this model sequential circuit or state table the outputs depends on inputs as well as states Moor Model: Where output depends on state. For example 2-D version of state table for previous circuit. Where there are only 4 different states and for each state the next states and outputs should be found based on the given inputs.

23
A. Abhari CPS21323 State Diagram Is the graphically representation of state table. Each state should be circled so for example if we have n flip flops we have 2 n states or n circles Each circle should be labeled by a binary number. By using the state table the arrows can be drawn which show changes from each state to another state. At the top of each arrow input/output is shown Also at the top of each arrow only input(s) can be shown. See next slide

24
A. Abhari CPS21324

25
A. Abhari CPS21325 Analysis with D Flip Flop Next slide is analysis of a D flip flop with one dimensional state table and a state diagram based on Moor Model Note that two dimensional table state is little bit difficult when there are more inputs and will not discussed here

26
A. Abhari CPS21326

27
A. Abhari CPS21327 Analysis with JKFF 1.Determine input equations in terms of present state and input varaiables 2.List binary values of each equation 3.Use the corresponding flip-flop characteristics table to determine the next state value in the state table

28
A. Abhari CPS21328

29
A. Abhari CPS21329

30
A. Abhari CPS21330 Analysis with T Flip-Flops

31
A. Abhari CPS21331 Design Procedure for Sequential Circuit 1.Get state diagram 2.Assign binary codes to states 3.Determine number of FFS( N FFS: 2 N states) 4.Get FF input equations (from next state) 5.Get output equations (from output entries) 6.Simplify Equations 7.Draw logic diagram using DFF/logic gates

32
A. Abhari CPS21332 Design Procedure for Sequential Circuit For example to design a circuit that detects three or more consecutive 1’s in a string of bits coming through an input line we should follow these steps (see next slides)

33
A. Abhari CPS21333

34
A. Abhari CPS21334

35
A. Abhari CPS21335

Similar presentations

Presentation is loading. Please wait....

OK

Computer Architecture CS 215

Computer Architecture CS 215

© 2017 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on bill of lading Ppt on water pollution act Ppt on do's and don'ts of group discussion techniques Ppt on rational numbers for class 8th Ppt on nanotechnology Ppt on field study example Ppt on gender in hindi Ppt on judicious use of water Free download ppt on chemical bonding Mis ppt on nokia