1. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop Politecnico di Torino Dipartimento di Automatica e Informatica http://www.testgroup.polito.it Dependability for digital systems Di Carlo Stefano dicarlo@polito.it

2. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE WorkshopPeople Prof. Paolo Prinetto (Full Professor)Prof. Paolo Prinetto (Full Professor) –Test Technology Technical Council (TTTC) chair of the IEEE Computer Society Eng. Alfredo Benso (Researcher)Eng. Alfredo Benso (Researcher) Eng. Stefano Di Carlo (Assistant Researcher)Eng. Stefano Di Carlo (Assistant Researcher) Eng. Giorgio Di Natale (Assistant Researcher)Eng. Giorgio Di Natale (Assistant Researcher) Andrea Baldini, Luca Tagliaferri, Gianfranco Panico, Ivano Solcia, Alberto Bosio (PhD Students)Andrea Baldini, Luca Tagliaferri, Gianfranco Panico, Ivano Solcia, Alberto Bosio (PhD Students) More than 15 thesis studentsMore than 15 thesis students

3. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop Test Group Scope Built In Self Test (BIST) and Design for Testability (DfT)Built In Self Test (BIST) and Design for Testability (DfT) From core to system testFrom core to system test Dependability and Fault tolerance w.r.t.:Dependability and Fault tolerance w.r.t.: –Hardware permanent faults –Hardware transient faults (due to environmental stresses) EDA tools developementEDA tools developement

4. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop Product Life Cycle Factory Design Field Levels of Integration Chip SW Board System Core Technology DSP Memory Processor FPGA Test Group Scope: Technical Diversification

5. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop On going R&D funded projects ICT Boella: TEST D.O.C. Quality and dependability of Complex SoCICT Boella: TEST D.O.C. Quality and dependability of Complex SoC ASI (Italian Space Agency): Dependability of COTS based systemsASI (Italian Space Agency): Dependability of COTS based systems MIUR (Italian Ministry of Research and University) Legge 488: GRAAL: automatic generation highly dependable memoriesMIUR (Italian Ministry of Research and University) Legge 488: GRAAL: automatic generation highly dependable memories EU VFP : EuNICE European Network for Initial and Continuing Education in VLSI/SOC Testing using remote ATE facilitiesEU VFP : EuNICE European Network for Initial and Continuing Education in VLSI/SOC Testing using remote ATE facilities

6. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop On going research contracts Ansaldo (Italy)Ansaldo (Italy) ASSET Inc. (USA)ASSET Inc. (USA) CISCO (USA)CISCO (USA) Italtel s.p.a. (Italy)Italtel s.p.a. (Italy) Magneti Marelli (Italy)Magneti Marelli (Italy) Siemens ICN (Italy)Siemens ICN (Italy) Yogitech (Italy)Yogitech (Italy) For a budget of ~150K €/year

7. Pisa, Italy 25-27 Nov. 2002DeSire & DeFINE Workshop Test Group & DeFINE Design of highly dependable digital systems:Design of highly dependable digital systems: –Intelligent techniques to target commercial components –Cooperation of hardware and software approaches to detect and correct for faults during operation –Low use of hardware and software redundancy or non-standard process technologies: Low performance degradationLow performance degradation Low cost overheadLow cost overhead