Download presentation

Presentation is loading. Please wait.

Published byAidan Ray Modified over 2 years ago

1
Embedded Systems Laboratory and Electrical Engineering Department Informatics Institute and Engineering School Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil DFT 2006 Washington, DC, USA SET Fault Tolerant Combinational Circuits Based on Majority Logic Álisson Michels Lorenzo Petroli Carlos Lisbôa Fernanda Kastendsmidt Luigi Carro

2
Carlos Lisbôa DFT October, 4-6, What is Wrong with TMR ? TMR does not protect against two faults affecting different modules Module 2 correct output Module 1 Module 3 wrong output VOTERVOTER VOTERVOTER correct output ? Module 1 Module 2 Module 3 correct output When a single fault occurs in the voter circuit, the voter output may be wrong

3
Carlos Lisbôa DFT October, 4-6, Fault-tolerant analog voter transient pulse model: double exponential injection of faults no effect on voter output

4
Carlos Lisbôa DFT October, 4-6, Use of majority gates in AOI logic majority(a, b, 0) = a.b + a.0 + b.0 = a.b (AND gate) AND gate OR gate majority(a, b, 1) = a.b + a.1 + b.1 = a.b + a + b = a + b (OR gate) inverter the analog comparator can be used as a fault-tolerant inverter

5
Carlos Lisbôa DFT October, 4-6, Sample implementation: full adder Classic TMR implementation: -3 standard AOI full adder modules -1 digital voter per output bit Proposed solution: -single full adder module -majority gates used to implement AND/OR functions -analog comparators used to implement majority gates and inverters

6
Carlos Lisbôa DFT October, 4-6, Area Comparison (32 nm technology) The proposed solution brings a 36% reduction in area, when compared to the classic TMR implementation

7
Carlos Lisbôa DFT October, 4-6, For more details, come and see the poster ! Contact: Thank You !

Similar presentations

© 2016 SlidePlayer.com Inc.

All rights reserved.

Ads by Google