Download presentation

Presentation is loading. Please wait.

Published byJasmine Hakes Modified over 2 years ago

1
Fall 2006 1 EE 333 Lillevik333f06-e2 University of Portland School of Engineering EE 333 Exam 2 November 9, 2006 Instructions 1.Print your name, student ID, and seat in the above blanks. 2.This is a Closed Book exam. 3.Do all of the problems. They may vary in points but the total is 100. Questions are short answer and problems. 4.Do not use any additional pages of paper. If you run out of room, use the back sides. Do not remove the staple. 5.Please write clearly or print. Illegible or unreadable answers may not be graded for partial credit. 6.Mark your answer with a box or star. Name Student ID Seat 1 10 2 3 4 5 6 7 8 9 100 Answers

2
Fall 2006 2 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 1 (10 pts) Determine the control/mux signals for the branch- on-equal EX clock? Mark on the next page. Operation –If (A = = B), PC = ALUout –ALUout = branch address from clock 2 Functional units –ALU must subtract, A-B –ALUout contains optimistic branch address –Zero flag controls write to PC

3
Fall 2006 3 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 1, continued. (10 pts) Clock 3 Optimistic branch address 01 or sub

4
Fall 2006 4 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 2 (10 pts) 74LS161 Data Sheet

5
Fall 2006 5 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 2, continued. (10 pts) Complete the design for an 8-bit PC Data for write Write to PC Increment PC All signals asserted high

6
Fall 2006 6 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 3 (10 pts) A.List ideal memory design goals. Unlimited size, infinite bandwidth B.What is a memory hierarchy? Multiple levels of memory with different speeds and sizes C.How does a hierarchy approximate the goals? Principal of locality

7
Fall 2006 7 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 4 (10 pts) Design a 12K x 8 ROM memory using only the ROM and 138 devices, fully decode the address, and start memory at address zero.

8
Fall 2006 8 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 5 ( 10 pts ) Consider the 16 x 8 RAM design below.

9
Fall 2006 9 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 5, continued. ( 10 pts ) A.At what time(s) are data written, what are the data and address? (125, FF, 0)(225, AA, 1) (325, 55, 2) B.At what time(s) are data read, what are the data and address? (400, FF, 0)(500, AA, 1) (600, 55, 2)

10
Fall 2006 10 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 6 (10 pts) Determine the length and width of the memory components required for the system memory in the table below (note: G=1024M, M=1024K)? MemoryComponentLengthWidth 16K x 162K x 484 256K x 3216K x 11632 2M x 32256K x 488 32M x 641M x 8328 4G x 64512M x 888

11
Fall 2006 11 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 7 ( 10 pts ) Cache memory indexVMtagdata 000YY100x123 001NY110x456 010NN010x789 011YY000xabc 100YN010xdef 101YY110x123 110YY100x456 111NY000x789 For the direct mapped, write-back cache below, complete the table (Y or N)? CPU write adrhit?WB? 1 0001NN, invalid 1 1101YN 0 0011YN 0 0010NN 1 0000YN 0 1110NY 0 0000NY 0 1111NN, invalid WB = miss-modified

12
Fall 2006 12 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 8 (10 pts) A.Draw the block diagram of a controller. B.Explain how it works. The IR and present state dictate the next state, each present state asserts control points (MUXes, read/writes, etc.) Present State NS Decoder Output Decoder IRControl points

13
Fall 2006 13 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 9 ( 10 pts ) Below is the MDP16 register array and timing diagram

14
Fall 2006 14 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 9, continued. ( 10 pts ) A.At what time(s) are data written to the array, with what data, which register? (300, FFFF, $0 & $1) (900, 5555, $0) (1300, AAAA, $1) B.At what time(s) does R0out change and to which register value? (500, $0) (1100, $0) (1900, $1) (2100, $0) (2300, $1)

15
Fall 2006 15 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 10 (10 pts) opadr 0 111215 op rsrtadr/imm 1215111090 I J R op rsrt funcrd 1215111090 3 0 84 Below is the instruction formats for the MDP16 computer, answer the following questions.

16
Fall 2006 16 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Problem 10, continued. (10 pts) A.Why do we have just two registers? Need only one bit to define B.What is the most positive and negative address offset? C.What is the range of the jump address? 0x000 to 0xfff = 0000 to 4095

17
Fall 2006 17 EE 333 Lillevik333f06-e2 University of Portland School of Engineering Statistics ProbStdAve 1/102.37.7 2/102.77.8 3/100.79.8 4/103.06.4 5/101.98.8 6/101.29.6 7/102.28.7 8/103.72.2 9/102.28.3 10/102.28.5 Ave12.977.8

Similar presentations

OK

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.

1 Datapath and Control (Multicycle datapath) CDA 3101 Discussion Section 11.

© 2017 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on self awareness for students Ppt on credit default swaps and the financial crisis Download ppt on wildlife conservation in india Ppt on human chromosomes 23 Ppt on conservation of momentum calculator Ppt on real numbers for class 9th notes Spinal cord anatomy and physiology ppt on cells Ppt on railway track geometry Ppt on communication in hindi Ppt on business plan