Presentation is loading. Please wait.

Presentation is loading. Please wait.


Similar presentations

Presentation on theme: "1 INSTRUCTIONS: LANGUAGE OF THE MACHINE CHAPTER 3."— Presentation transcript:


2 2 Instruction Set Architecture Computer architecture instruction set is the interface between hardware and software. The attributes of an instruction set include –Instruction Set (what operations can be performed?) –Instruction Format (how are instructions specified?) –Data storage (where is data located?) –Addressing Modes (how is data accessed?) –Exceptional Conditions (what happens if something goes wrong?) A good understanding of computer architecture is important for compiler writers, operating system designers, and general computer programmers.

3 3 MIPS R3000 Instruction Set Architecture (Summary) Instruction Categories –Load/Store –Computational –Jump and Branch –Floating Point –Memory Management –Special R0 - R31 PC HI LO OP rs rt rd shamt funct rs rt immediate jump target 3 Instruction Formats: all 32 bits wide ( fixed Size)

4 4 Instruction Execution Instruction Fetch Instruction Decode Operand Fetch Execute Result Store Next Instruction Obtain instruction from program storage Determine required actions and instruction size Locate and obtain operand data: From where: memory, instruction, etc. How many operands? How are the operands located? Compute result value or status: What data type is the result? Deposit results in storage for later use Where to deposit the result? Determine successor instruction

5 5 MIPS Instructions MIPS is an Assembly Language Assembly languages are more primitive than higher level languages e.g., no sophisticated control flow Assembly languages are very restrictive e.g., MIPS Arithmetic Instructions We’ll be working with the MIPS instruction set architecture –similar to other architectures developed since the 1980's –used by NEC, Nintendo, Silicon Graphics, Sony Design goals: maximize performance and minimize cost, reduce design time

6 6 Registers Registers are special locations on the processor –“Bricks” of computer construction –Used in hardware design and visible to the programmer –Very fast access

7 7 MIPS Addressing Modes (Location of operands) Addressing modes specify where the data used by an instruction is located. Data can be in registers, memory or within the instruction itself (available immediately). ModeExampleAction register directadd $s1, $s2, $s3$s1 = $s2 + $s3 immediateaddi $s1, $s2, 200$s1 = $s base + indexlw $s1, 200($s2)$s1 = mem[200 + $s2] PC-relativebeq $s1, $s2, 200if ($s1 == $s2) PC = PC+4+200*4 Pseudo-directj 4000PC = (PC[31:28], 4000*4)

8 8 Generic Examples of Instruction Format Widths Variable: Fixed: Hybrid: … … What are the advantages of each type of format? (Think design) Ease of Assembly Language Design Ease of Hardware Design

9 9 MIPS Addressing Modes oprsrtrd immed register Register (direct) oprsrt register Base+index + Memory immedoprsrt Immediate immedoprsrt PC PC-relative + Memory All MIPS instructions are 32 bits wide - fixed length The instruction format depends on the addressing mode add $s1, $s2, $s3 addi $s1, $s2, 200 lw $s1, 200($s2) beq $s1, $s2, 200 What happens if immed. Increases?

10 10 MIPS Addressing Modes/Instruction Formats address op Pseudo-direct x$4 Memory j 4000 Addressing Mode Instruction Format/Type Register (direct) R-type Immediate I-Type Base + index PC-relative Pseudo-directJ-Type oprsrtrd immedoprsrt address op

11 11 MIPS Instruction Fields : R-Type and I-Type Register type (R-type) and immediate type (I-Type) instructions have the following formats: shamtfunct 6 bits5 bits rd 5 bits rt 5 bits rs 5 bits op 6 bits immedrtrsop R-type I-type FieldMeaning op Basic operation of the instruction (opcode) rsFirst register source operand rtSecond register source operand rd Register destination operand (gets result) shamtShift amount functFunction field - selects the variant of the operation in the op field (function code) immedImmediate value e.g. add, sub, and, or sw, lw, beq

12 12 Representing Instructions in the Computer Computer represents numbers in base 2 (binary) –Series of high and low electronic signals in hardware (on and off) Instructions are stored in hardware in the same way –Can be represented as numbers Assembly to machine code add $t0, $s0, $s bits5 bits bits 17 5 bits 0 6 bits oprsrtrdshamtfunct

13 13 Register Names in MIPS Assembly Language There is a convention for mapping register names into general purpose register numbers. Only 32 registers provided. Design Principle: smaller is faster. Why? A large number of registers increase the instruction execution time because electronic signals longer travel further. With 32 registers, each can be represented using just 5 bits. If you increase the number of registers, more bits will be required.

14 14 Register Names in MIPS Assembly Language Register nameRegister numberRegister usage $zero0constant 0 $at1assembler: large constants $v0-$v12-3results (func. ret. values) $a0-$a34-7arguments $t0-$t78-15temporaries $s0-$s716-23saved $t8-$t924-25more temps HI, LO26-27multiplication and division $gp28global pointer $sp29stack pointer $fp30frame pointer $ra31return address

15 15 MIPS arithmetic A compiler translates high-level code to assembly language e.g MIPS. All MIPS arithmetic instructions have 3 operands –Design Principle: Simplicity favors regularity –Same number of operands and in the same order Variables are typically stored in registers - why ? Operand order is fixed (destination first) Example 1: C code: a = b + c; MIPS code: add $s0, $s1, $s2 The registers $s0, $s1, $s2 are associated with variables by compiler, say $s0 with a, $s1 with b and $s2 with c. Example 2: C code: a = b - c; MIPS code:sub $s0, $s1, $s2

16 16 MIPS arithmetic: Using temporary registers Example 3: C Code: a = (b + c) - (d + c); Assume the variables a, b, c, and d are in registers $s3, $s4, $s5, and $s6, respectively. InstructionComment add $t2, $s4, $s5$t2 = b + c add $t3, $s6, $s5$t3 = d + c sub $s3, $t2, $t3a = $t2 - $t3

17 17 Registers vs. Memory ProcessorI/O Control Datapath Memory Input Output Arithmetic instructions operands must be registers, — only 32 registers provided Compiler associates variables with registers What about programs with lots of variables? The compiler keeps the most frequently used variables in registers and the rest in memory. This is called spilling of registers.

18 18 Memory Organization Viewed as a large, single-dimension array, with an address. A memory address is an index into the array "Byte addressing" means that each index points to a byte of memory bits of data

19 19 Memory Organization Bytes are nice, but most data items use larger "words" For MIPS, a word is 32 bits or 4 bytes bytes with byte addresses from 0 to words with byte addresses 0, 4, 8, Words are aligned. That is, their addresses are multiples of bits of data Registers hold 32 bits of data

20 20 Instructions are bits Programs are stored in memory — to be read or written just like data Fetch & Execute Cycle –Instructions are fetched and put into a special register (PC) –Bits in the register "control" the subsequent actions –Fetch the “next” instruction and continue ProcessorMemory memory for data, programs, compilers, editors, etc. Stored Program Concept

21 21 Example of Using MIPS Instructions - Arrays Arrays are often stored in memory - why? Replace the C code for A[11] = A[10] + b by equivalent MIPS instructions. Assume b is in register $s5, the starting address for array A is in $s6, using and 32-bit integer data. InstructionComment lw $t3, 40 ($s6)$t3 = A[10] add $t4, $t3, $s5$t4 = A[10] + b sw $t4, 44($s6)A[11] = $t4 Why are array indices multiplied by 4? Store word has destination last Write assembly instructions to: b = A[10] + c; A[11] = b + c;

22 22 Conditional statements allow us to make decisions. These decision making instructions –alter the control flow, –i.e., change the "next" instruction to be executed MIPS unconditional branch instructions: j label MIPS conditional branch instructions: bne $t0, $t1, Label beq $t0, $t1, Label Example: if (i==j) h = i + j; MIPS: bne $s0, $s1, Label add $s3, $s0, $s1 Label:.... MIPS – Conditional / Unconditional Instructions

23 23 MIPS – Conditional / Unconditional Instructions Replace the C code for if (i = = j) f = g + h; else f = g - h; by equivalent MIPS instructions. Assume variables f through j correspond to registers $s0 through $s4. InstructionComment bne $s3, $s4, Elseif (i != j) goto Else add $s0, $s1, $s2f = g + h j Exitgo to Exit Else: sub $s0, $s1, $s2f = g - h Exit: How would you implement the loop while (k < j) k = k + j;

24 24 MIPS function assembling Assume v = $a0, k = $a1, temp = $s1. Temporaries used are $t1 (storing into array) and a temporary holder $t2 (for address of array element). swap(int v[], int k) { int temp; temp = v[k]; v[k] = v[k+1]; v[k+1] = temp; } swap: # save s/t registers on stack here muli $t2, $a1, 4 #t2 = k*4 add $t2, $a0, $t2 #t2 has address of v[k] lw $s1, 0($t2) #temp = v[k] lw $t1, 4($t2) #t1 gets v[k+1] sw $t1, 0($t2) #store t1 into v[k] sw $s1, 4($t2) #store temp into v[k+1] # restore registers from stack here jr $ra #jump back after call

25 25 Instructions, like registers and words of data, are also 32 bits long –Example: add $t0, $s1, $s2 –registers have numbers, $t0=8, $s1=17, $s2=18 Instruction Format: op rs rt rd shamt funct Can you guess what the field names stand for? Machine Language op = Basic operation of the instruction: opcode rs = The first register source operand rt = The second register source operand rd = The register destination operand shamt = shift amount funct = function code

26 26 Consider the load-word and store-word instructions, –Design Principle: Good design demands a compromise (maintaining same format) Introduce a new type of instruction format –I-type for data transfer instructions –Other format was R-type for register computations Example: lw $t0, 32($s2) op rs rt 16 bit number Where's the compromise? (To maintain same length, we settled with introducing another format RATHER that having the same format but working with varying lengths) Machine Language $s2$t0

27 27 Machine Language

28 28 So far: InstructionMeaning add $s1,$s2,$s3$s1 = $s2 + $s3 sub $s1,$s2,$s3$s1 = $s2 – $s3 and $s1,$s2,$s3$s1 = $s2 and $s3 lw $s1,100($s2)$s1 = Memory[$s2+100] sw $s1,100($s2)Memory[$s2+100] = $s1 bne $s4,$s5,LNext instr. is at Label if $s4 ° $s5 beq $s4,$s5,LNext instr. is at Label if $s4 = $s5 j LabelNext instr. is at Label Formats: op rs rt rdshamtfunct op rs rt 16 bit address op 26 bit address RIJRIJ

29 29 Small constants are used quite frequently (50% of operands) e.g., A = A + 5; B = B + 1; C = C - 18; Design Principle: Make the common fast –put 'typical constants' in memory and load them. –create hard-wired registers (like $zero) for constants like zero. addi $t0, $zero, 100 add $t0, $t1, $zero Constants

30 30 Assembly provides convenient symbolic representation –much easier than writing down numbers –e.g., destination first Machine language is the underlying reality –e.g., destination is no longer first Assembly can provide 'pseudo-instructions' –e.g., “move $t0, $t1” exists only in Assembly –would be implemented using “add $t0,$t1,$zero” When considering performance you should count real instructions Assembly Language vs. Machine Language

31 31 Pseudo-instructions The MIPS assembler supports several pseudo-instructions: –not directly supported in hardware –implemented using one or more supported instructions –simplify assembly language programming and translation For example, the pseudo-instruction move $t0, $t1 is implemented as add $t0, $zero, $t1 The pseudo-instruction blt $s0, $s1, Else is implemented as slt $at, $s0, $s1 bne $at, $zero, Else It is safer to use labels, rather than constants, when implementing branches. Why?

32 32 Things we are not going to cover sign and zero-extension handling larger constants support for procedures linkers, loaders, memory layout stacks, frames, recursion manipulating strings and pointers interrupts and exceptions system calls and conventions We've focused on architectural issues –basics of MIPS assembly language and machine code Other Issues

33 33 Miscellaneous MIPS Instructions break –A breakpoint trap occurs, transfers control to exception handler syscall –A system trap occurs, transfers control to exception handler coprocessor instructions –Provide support for floating point TLB instructions –Provide support for virtual memory return from exception –Used after an exception is generated to restore control to user load word left/right –Supports misaligned word loads store word left/right –Supports misaligned word stores All MIPS R2000 Instructions are given in Appendix A.10

34 34 Design alternative: –provide more powerful operations –goal is to reduce number of instructions executed –danger is a slower cycle time and/or a higher CPI Sometimes referred to as “RISC vs. CISC” Reduced vs. Complex Instruction Set Computer. –virtually all new instruction sets since 1982 have been RISC –VAX: minimize code size, make assembly language easy instructions from 1 to 54 bytes long! Alternative Architectures

35 35 PowerPC Indexed addressing –example: lw $t1,$a0+$s3 #$t1=Memory[$a0+$s3] –What do we have to do in MIPS? Update addressing –update a register as part of load (for marching through arrays) –example: lwu $t0,4($s3) #$t0=Memory[$s3+4];$s3=$s3+4 –What do we have to do in MIPS? Others: –load multiple/store multiple –a special counter register “bc Loop” decrement counter, if not 0 goto loop

36 36 80x : The Intel 8086 is announced (16 bit architecture) 1980: The 8087 floating point coprocessor is added 1982: The increases address space to 24 bits, + instructions 1985: The extends to 32 bits, new addressing modes : The 80486, Pentium, Pentium Pro add a few instructions (mostly designed for higher performance) 1997: MMX is added “This history illustrates the impact of the “golden handcuffs” of compatibility “adding new features as someone might add clothing to a packed bag” “an architecture that is difficult to explain and impossible to love”

37 37 A dominant architecture: 80x86 See your textbook for a more detailed description Complexity: –Instructions from 1 to 17 bytes long –one operand must act as both a source and destination –one operand can come from memory –complex addressing modes e.g., “base or scaled index with 8 or 32 bit displacement” Saving grace: –the most frequently used instructions are not too difficult to build –compilers avoid the portions of the architecture that are slow “what the 80x86 lacks in style is made up in quantity, making it beautiful from the right perspective”

38 38 Instruction complexity is only one variable –lower instruction count vs. higher CPI / lower clock rate Design Principles: –simplicity favors regularity –smaller is faster –good design demands compromise –make the common case fast Instruction set architecture –a very important abstraction indeed! Summary

39 39 To summarize: MIPS Instructions

40 40 To summarize: Policy of Use Conventions

41 41 To summarize: MIPS Addressing Modes


Similar presentations

Ads by Google