Presentation is loading. Please wait.

Presentation is loading. Please wait.

 Design a 1MB memory system consisting of multiple memory chips — Solution 1: 256KB A 0 – A 7 A 18 IO/M CS 2-to-4 decoder M1M2 M3M4 A 19 Memory Address.

Similar presentations


Presentation on theme: " Design a 1MB memory system consisting of multiple memory chips — Solution 1: 256KB A 0 – A 7 A 18 IO/M CS 2-to-4 decoder M1M2 M3M4 A 19 Memory Address."— Presentation transcript:

1  Design a 1MB memory system consisting of multiple memory chips — Solution 1: 256KB A 0 – A 7 A 18 IO/M CS 2-to-4 decoder M1M2 M3M4 A 19 Memory Address Decoding

2 M4 M1M3M2 0 0 0 0 0 3 F F F F 4 0 0 0 0 7 F F F F 8 0 0 0 0 B F F F F C 0 0 0 0 F F F F F A 19 A 18 0 0 A 19 A 18 0 1 A 19 A 18 1 0 A 19 A 18 1 1 Memory Address Decoding

3  Design a 1MB memory system consisting of multiple memory chips — Solution 2: 256KB A 2 – A 19 A1A1 IO/M CS 2-to-4 decoder M1M2 M3M4 A0A0 Memory Address Decoding

4 M4 M3 M2 M1 0000 0000 0000 00 00 0000 0000 0000 00 01 0000 0000 0000 00 11 0000 0000 0000 00 10 M4 M3 M2 M1 1111 1111 1111 11 10 1111 1111 1111 11 11 1111 1111 1111 11 01 1111 1111 1111 11 00 A 1 A 0 Memory Address Decoding Pipelining


Download ppt " Design a 1MB memory system consisting of multiple memory chips — Solution 1: 256KB A 0 – A 7 A 18 IO/M CS 2-to-4 decoder M1M2 M3M4 A 19 Memory Address."

Similar presentations


Ads by Google