Download presentation

Presentation is loading. Please wait.

Published byMohammed Halloway Modified over 3 years ago

1
System-level Trade-off of Networks-on-Chip Architecture Choices Network-on-Chip System-on-Chip Group, CSE-IMM, DTU

2
© System-on-Chip Group, CSE-IMM, DTU 2 Motivation abc 1 os 3 4 HdS mapping Application Middleware Hardware System-on-Chip Network Tasks and their dependencies 1 4 3 5 2 ac Network b 2 5

3
© System-on-Chip Group, CSE-IMM, DTU 3 System-level Analysis Ω Consequences of different application decomposition and mappings of tasks to processors – software or hardware Ω Effects of different middleware – scheduling, synchronization and resource allocation policies Ω Effects of different network topologies and communication protocols.

4
© System-on-Chip Group, CSE-IMM, DTU 4 Outline Ω Motivation Ω Modeling of Communication Properties of Networks-on-Chip (NoC) Ω Example Ω Design Space Exploration Timing Aware and others Ω Conclusions

5
© System-on-Chip Group, CSE-IMM, DTU 5 Modeling of Communication ab 21 1 2 a b ab BUS 12 1 2 a b L1 R1 L2 R2 R3L4L3 ba 12 NoC R1 L1 R2 L2 R3 1 a b R1 L1 R2 L2 R3 2 Point-to-point Networks-on-Chip (eg. Mesh) BUS NoC combines multi-hop, concurrency and sharing

6
© System-on-Chip Group, CSE-IMM, DTU 6 System Analysis Methodology Choose hardware Map tasks Choose communication architecture Evaluate the performance and cost Iterate until performance and cost are met Optimal System!! Specifically for NoC

7
© System-on-Chip Group, CSE-IMM, DTU 7 Networked Multi-processors Ω Data transfers between processors are considered as message tasks Ω The network can be considered as a communication processor on which message tasks are scheduled Ω The network provides, Topology = resource allocator Protocol = scheduler

8
© System-on-Chip Group, CSE-IMM, DTU 8 Design Space Exploration z Tasks and their dependencies 2 x y 5 4 1 3 bac 4 2 3 1 5 Z Y X Network?? Allocation Aware bac 4 2 3 1 5 Z YX Network?? Timing Aware Simple MPSoC Example 5 Identical Tasks 3 Inter-task Dependencies 3 Identical Processors Unknown Network!!

9
© System-on-Chip Group, CSE-IMM, DTU 9 Timing Aware bus b a c BUS 1 4 3 2 5 x y z R1 R2 R3 L1L2 L3 L1 L2 b a c L3 2 4 3 x x 5 1 z y L1 L2 b a c L3 2 4 3 1 5 x y z z X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3 z Tasks and their dependencies 2 x y 5 4 1 3 PE a : 1 & 2 PE b : 3 PE c : 4 & 5 X: R1,L1,R2 Y: R3,L2,R2 Z: R1,L1,R2,L2,R3 X: BUS Y: BUS Z: BUS TORUSMESHBUS 888 L4 L1L2 L3 R3 R2R1 X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3 X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3

10
© System-on-Chip Group, CSE-IMM, DTU 10 Deadline-based Performance b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 3 1 5 x y z z L1 L2 b a c L3 1 4 5 3 2 x x z y QoS Aware Any traffic from “a” has higher priority Timing Aware PE a : 1 & 2 PE b : 3 PE c : 4 &5 L3 L4 y x z b a c bus 1 4 3 2 5 z y x L1 L2 b a c 1 4 3 2 5 z L1 L3 b a c 1 4 3 2 5 z x x xy Allocation Aware PE a : 2 & 3 PE b : 4 &5 PE c : 1 b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 5 3 1 x x z y L1 L2 b a c L3 2 4 3 1 5 x y z z TORUSMESHBUS

11
© System-on-Chip Group, CSE-IMM, DTU 11 Power Profile Timing Aware PE a : 1 & 2 PE b : 3 PE c : 4 &5 L4 b a c bus 1 4 3 2 5 z y x L3 b a c z L1 L2 b a c 1 4 3 2 5 zx xy Allocation Aware PE a : 2 & 3 PE b : 4 &5 PE c : 1 b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 1 4 5 3 2 x x z y QoS Aware Any traffic from “a” has higher priority b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 5 3 1 x x z y L2 b a c L3 TORUS L1 L2 b a c L3 2 4 3 1 5 x y z z y x L1 1 4 3 2 5 z x 2 4 3 1 5 x y z z MESHBUS Deadline- based Performance

12
© System-on-Chip Group, CSE-IMM, DTU 12 Power Profile L3 L1 L2 b a c z 1 4 3 2 5 zx xy b a c bus 1 4 3 2 5 x y z TORUSBUS Deadline- based Performance = 100 power unit = 10 power unit Power Profile power units 84.61 power-units/cycle 66.25 power-units/cycle

13
© System-on-Chip Group, CSE-IMM, DTU 13 Power Profile over 3 Period Torus Bus ~4 cycles faster Torus is faster but causes power spikes!!! 250% 201%

14
© System-on-Chip Group, CSE-IMM, DTU 14 Conclusions Ω System-level modeling framework which combines application, middleware and execution platform Ω Extension to model network-on-chip Ω Example System-level trade-off analysis Early design space exploration Ω Work in progress Find real application for evaluation!!

Similar presentations

OK

Static Bus Schedule aware Scratchpad Allocation in Multiprocessors Sudipta Chattopadhyay Abhik Roychoudhury National University of Singapore.

Static Bus Schedule aware Scratchpad Allocation in Multiprocessors Sudipta Chattopadhyay Abhik Roychoudhury National University of Singapore.

© 2018 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on second law of thermodynamics pdf Ppt on cross docking facility Ppt on national education day usa Ppt on encryption and decryption using rsa algorithm Ppt on current economic issues in india Ppt online open office Ppt on social etiquettes Ppt on flora and fauna of kerala Ppt on depth first search algorithms Ppt on 2nd world war dates