We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byMohammed Halloway
Modified about 1 year ago
System-level Trade-off of Networks-on-Chip Architecture Choices Network-on-Chip System-on-Chip Group, CSE-IMM, DTU
© System-on-Chip Group, CSE-IMM, DTU 2 Motivation abc 1 os 3 4 HdS mapping Application Middleware Hardware System-on-Chip Network Tasks and their dependencies 1 4 3 5 2 ac Network b 2 5
© System-on-Chip Group, CSE-IMM, DTU 3 System-level Analysis Ω Consequences of different application decomposition and mappings of tasks to processors – software or hardware Ω Effects of different middleware – scheduling, synchronization and resource allocation policies Ω Effects of different network topologies and communication protocols.
© System-on-Chip Group, CSE-IMM, DTU 4 Outline Ω Motivation Ω Modeling of Communication Properties of Networks-on-Chip (NoC) Ω Example Ω Design Space Exploration Timing Aware and others Ω Conclusions
© System-on-Chip Group, CSE-IMM, DTU 5 Modeling of Communication ab 21 1 2 a b ab BUS 12 1 2 a b L1 R1 L2 R2 R3L4L3 ba 12 NoC R1 L1 R2 L2 R3 1 a b R1 L1 R2 L2 R3 2 Point-to-point Networks-on-Chip (eg. Mesh) BUS NoC combines multi-hop, concurrency and sharing
© System-on-Chip Group, CSE-IMM, DTU 6 System Analysis Methodology Choose hardware Map tasks Choose communication architecture Evaluate the performance and cost Iterate until performance and cost are met Optimal System!! Specifically for NoC
© System-on-Chip Group, CSE-IMM, DTU 7 Networked Multi-processors Ω Data transfers between processors are considered as message tasks Ω The network can be considered as a communication processor on which message tasks are scheduled Ω The network provides, Topology = resource allocator Protocol = scheduler
© System-on-Chip Group, CSE-IMM, DTU 8 Design Space Exploration z Tasks and their dependencies 2 x y 5 4 1 3 bac 4 2 3 1 5 Z Y X Network?? Allocation Aware bac 4 2 3 1 5 Z YX Network?? Timing Aware Simple MPSoC Example 5 Identical Tasks 3 Inter-task Dependencies 3 Identical Processors Unknown Network!!
© System-on-Chip Group, CSE-IMM, DTU 9 Timing Aware bus b a c BUS 1 4 3 2 5 x y z R1 R2 R3 L1L2 L3 L1 L2 b a c L3 2 4 3 x x 5 1 z y L1 L2 b a c L3 2 4 3 1 5 x y z z X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3 z Tasks and their dependencies 2 x y 5 4 1 3 PE a : 1 & 2 PE b : 3 PE c : 4 & 5 X: R1,L1,R2 Y: R3,L2,R2 Z: R1,L1,R2,L2,R3 X: BUS Y: BUS Z: BUS TORUSMESHBUS 888 L4 L1L2 L3 R3 R2R1 X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3 X: R1,L3,R3,L2,R2 Y: R3,L2,R2 Z: R1,L3,R3
© System-on-Chip Group, CSE-IMM, DTU 10 Deadline-based Performance b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 3 1 5 x y z z L1 L2 b a c L3 1 4 5 3 2 x x z y QoS Aware Any traffic from “a” has higher priority Timing Aware PE a : 1 & 2 PE b : 3 PE c : 4 &5 L3 L4 y x z b a c bus 1 4 3 2 5 z y x L1 L2 b a c 1 4 3 2 5 z L1 L3 b a c 1 4 3 2 5 z x x xy Allocation Aware PE a : 2 & 3 PE b : 4 &5 PE c : 1 b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 5 3 1 x x z y L1 L2 b a c L3 2 4 3 1 5 x y z z TORUSMESHBUS
© System-on-Chip Group, CSE-IMM, DTU 11 Power Profile Timing Aware PE a : 1 & 2 PE b : 3 PE c : 4 &5 L4 b a c bus 1 4 3 2 5 z y x L3 b a c z L1 L2 b a c 1 4 3 2 5 zx xy Allocation Aware PE a : 2 & 3 PE b : 4 &5 PE c : 1 b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 1 4 5 3 2 x x z y QoS Aware Any traffic from “a” has higher priority b a c bus 1 4 3 2 5 x y z L1 L2 b a c L3 2 4 5 3 1 x x z y L2 b a c L3 TORUS L1 L2 b a c L3 2 4 3 1 5 x y z z y x L1 1 4 3 2 5 z x 2 4 3 1 5 x y z z MESHBUS Deadline- based Performance
© System-on-Chip Group, CSE-IMM, DTU 12 Power Profile L3 L1 L2 b a c z 1 4 3 2 5 zx xy b a c bus 1 4 3 2 5 x y z TORUSBUS Deadline- based Performance = 100 power unit = 10 power unit Power Profile power units 84.61 power-units/cycle 66.25 power-units/cycle
© System-on-Chip Group, CSE-IMM, DTU 13 Power Profile over 3 Period Torus Bus ~4 cycles faster Torus is faster but causes power spikes!!! 250% 201%
© System-on-Chip Group, CSE-IMM, DTU 14 Conclusions Ω System-level modeling framework which combines application, middleware and execution platform Ω Extension to model network-on-chip Ω Example System-level trade-off analysis Early design space exploration Ω Work in progress Find real application for evaluation!!
Formalizing the ARTS MPSoC Model in UPPAAL Jan Madsen Embedded Systems Engineering Group Informatics and Mathematical Modeling Technical University of.
ARTIST2 Network of Excellence on Embedded Systems Design cluster meeting –Bologna, May 22 nd, 2006 System Modelling Infrastructure Activity leader : Jan.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
(2 + 1) + 4 = 2 + (1 + 4) Associative Property of Addition.
Course Outline DayContents Day 1 Introduction Motivation, definitions, properties of embedded systems, outline of the current course How to specify embedded.
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
Embedded and Real Time Systems Lecture #4 David Andrews
Computer Networks 2 Network Topology Prepared May Lau 2011.
1 of 14 Lab 2: Design-Space Exploration with MPARM.
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
1 Oct 2, 2003 Design Optimization of Mixed Time/Event-Triggered Distributed Embedded Systems Traian Pop, Petru Eles, Zebo Peng Embedded Systems Laboratory.
1 Embedded Computer System Laboratory RTOS Modeling in Electronic System Level Design.
1 of 14 Lab 2: Formal verification with UPPAAL. 2 of 14 2 The gossiping persons There are n persons. All have one secret to tell, which is not known to.
November 23, 2005 Egor Bondarev, Michel Chaudron, Peter de With Scenario-based PA Method for Dynamic Component-Based Systems Egor Bondarev, Michel Chaudron,
by D. Fisher (2 + 1) + 4 = 2 + (1 + 4) Associative Property of Addition 1.
Static Bus Schedule aware Scratchpad Allocation in Multiprocessors Sudipta Chattopadhyay Abhik Roychoudhury National University of Singapore.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Axel Jantsch 1 Networks on Chip Axel Jantsch 1 Shashi Kumar 1, Juha-Pekka Soininen 2, Martti Forsell 2, Mikael Millberg 1, Johnny Öberg 1, Kari Tiensurjä.
Comparison Of Network On Chip Topologies Ahmet Salih BÜYÜKKAYHAN Fall.
Interactive lesson about operating system Done By : Fatma Hussain.
Understanding Operating Systems Flynn & McHoes Part I: Operating Systems Theory 1.Overview 2.Memory Management, Early Systems 3.Memory Management, Recent.
Multiprocessor SoC integration Method: A Case Study on Nexperia, Li Bin, Mengtian Rong Presented by Pei-Wei Li.
Modeling shared cache and bus in multi-core platforms for timing analysis Sudipta Chattopadhyay Abhik Roychoudhury Tulika Mitra.
A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies Author: Trevor Meyerowitz, Claudio Pinello, Alberto DAC2003, June 24,2003.
Summary :-Distributed Process Scheduling Prepared By:- Monika Patel.
Electronic Systems 1 Problem 20: MP3 mapped on NoC-based MPSoC Application Model SDF model (without auto-concurrency) of (modified) MP3 in a certain mode.
1 of 14 1/15 Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications Paul Pop, Petru Eles, Zebo Peng, Viaceslav Izosimov Embedded.
Analysis and Optimization of Mixed-Criticality Applications on Partitioned Distributed Architectures Domițian Tămaș-Selicean, Sorin Ovidiu Marinescu and.
SERC Security Systems Engineering Initiative Dr. Clifford Neuman, Director USC Center for Computer Systems Security Information Sciences Institute University.
Spring EE 437 Lillevik 437s06-l22 University of Portland School of Engineering Advanced Computer Architecture Lecture 22 Distributed computer Interconnection.
1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.
German National Research Center for Information Technology Research Institute for Computer Architecture and Software Technology German National Research.
Copyright © George Coulouris, Jean Dollimore, Tim Kindberg This material is made available for private study and for direct.
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation Jason Bosko March 5 th, 2008 Based on “Managing Distributed, Shared L2 Caches through.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Design and Implementation of a Single System Image Operating System for High Performance Computing on Clusters Christine MORIN PARIS project-team, IRISA/INRIA.
Jamie Unger-Fink John David Eriksen. Allocation and Scheduling Problem Better MPSoC optimization tool needed IP and CP alone not good enough Communication.
Dynamic Thread Assignment on Heterogeneous Multiprocessor Architectures Pree Thiengburanathum Advanced computer architecture Oct 24,
Torino (Italy) – June 25th, 2013 Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems Christian Pilato Fabrizio Ferrandi,
System-level power analysis and estimation September 20, 2006 Chong-Min Kyung.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 April 28, 2005 Session 29.
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
Design Space Exploration for NoC Topologies ECE757 6 th May 2009 By Amit Kumar, Kanchan Damle, Muhammad Shoaib Bin Altaf, Janaki K.M Jillella Course Instructor:
EtherCAT Protocol Implementation Issues on an Embedded Linux Platform Sorin Potra LVD-Napomar Bd-ul Muncii, nr. 14, Cluj-Napoca, România
Axel Jantsch 1 Networks on Chip A Paradigm Change ? Axel Jantsch Laboratory of Electronics and Computer Systems, Royal Institute of Technology, Stockholm.
Towards a Framework to Evaluate Performance of the NoCs Mahmoud Moadeli University of Glasgow.
Network II.5 simulator.. Overview of network simulator Simulation package for modeling and simulating computer networks and communication systems Can.
© 2017 SlidePlayer.com Inc. All rights reserved.