Download presentation

Presentation is loading. Please wait.

Published byRudy Tidmore Modified over 3 years ago

1
EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii

2
EE 361 Fall 2003University of Hawaii2 Outline Verilog: some subleties Simulators Test Benching Implementing the MIPS –Actually a simplified 16 bit version

3
EE 361 Fall 2003University of Hawaii3 Monday Overview of verilog, again Implementing combinational circuits using verilog –Rules to avoid problems

4
EE 361 Fall 2003University of Hawaii4 Verilog Basic module Combinational subcircuits Sequential subcircuits (on wed)

5
EE 361 Fall 2003University of Hawaii5 Verilog: Basic Module module circuitName(y1,y2,clock,reset,select,x1,x2,x3) output y1,y2; input clock, reset; input select, x1, x2, x3; wire h1,h2,h3; reg k1,k2; // Instantiations Circuit circuit1(h1,h2,clock,h3,5,k1,k2); endmodule outputs: only wire variables inputs: wire vars, reg variables, constants

6
EE 361 Fall 2003University of Hawaii6 Combinational Circuits Continuous assign Procedural always –Rules –Examples of errors –More rules

7
EE 361 Fall 2003University of Hawaii7 Verilog: Combinational Subcircuits Continuous assign wire var Formula ( no begin-end blocks, if-else, case statements, or anything else) assign y = x1 + x2 + 3; Combinational subcircuit x1 x2 x3 y

8
EE 361 Fall 2003University of Hawaii8 Verilog: Combinational Subcircuits Procedural always always @(x1 or x2 or … or xk) A description of how to compute outputs from the inputs Example: always @(x1 or x2) y = x1 + x2 + 3; From this description you should be able to write a truth table for the circuit Be sure the table is complete, i.e., it covers all possible inputs OR For all input values, there should be an output value Sensitivity List Rule of thumb: List of all inputs

9
EE 361 Fall 2003University of Hawaii9 Example: missing an input in the sensitivity list // 2:1 multiplexer module mux(y, sel, a, b) input a, b, sel; output y; always (a or b or sel) begin if (sel == 0) y = a; else y = b; end endmodule // 2:1 multiplexer module mux(y, sel, a, b) input a, b, sel; output y; always (a or b) begin if (sel == 0) y = a; else y = b; end endmodule Case of missing an input (“sel”) in the sensitivity list.

10
EE 361 Fall 2003University of Hawaii10 Example: outputs are not defined for all inputs // 2:1 multiplexer module mux(y, sel, a, b) input a, b, sel; output y; always (a or b or sel) begin if (sel == 0) y = a; else y = b; end endmodule // 2:1 multiplexer module mux(y, sel, a, b) input a, b, sel; output y; always (a or b or sel) begin if (sel == 0) y = a; end endmodule Case of not updating y for all inputs a y sel Possible hardware implementation It’s a transparent D latch 2:1 mux

11
EE 361 Fall 2003University of Hawaii11 Example always @(x1 or x2 or s) begin if (s == 1) h = 0; else h = 1; case(h) 0: y = x1|x2; // AND the inputs 1: y = x1&x2; // OR the inputs endcase end Computation proceeds downwards (just like C language) Input Output s x1 x2 y 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 Truth table for circuit Next, we’ll present some rules to use procedural always to model combinational circuits Variables inputs: x1, x2, s output: y intermediate value: h

12
EE 361 Fall 2003University of Hawaii12 Rules for procedural-always to model combinational circuits Assignments y = x1 + x2 + 3; Blocking assignment (we’ll discuss blocking and nonblocking assignments shortly) reg variable Note that the left hand side is always an output or intermediate variable

13
EE 361 Fall 2003University of Hawaii13 Rules for procedural-always to model combinational circuits Update variables at most once always @(x1 or x2) begin y = x1 + x2; if (y > 4) y = x1; else y = x2; end y could be updated more than once BUT outputs shouldn’t change twice when inputs change always @(x1 or x2) begin r = x1 + x2; if (r > 4) y = x1; else y = x2; end We introduced a new reg variable r. Now “r” and “y” are updated at most once.

14
EE 361 Fall 2003University of Hawaii14 Rules for procedural-always to model combinational circuits always @(x1 or x2) begin end blocking assigments (e.g., y = x1+x2;) if-else case statements module.... always @(x1 or x2) begin Circuit circ1(y,x1,x2); end endmodule module Circuit(h,g1,g2) output h; input g1, g2 assign h=g1+g2; endmodule This won’t work. A module is not a C function.

15
EE 361 Fall 2003University of Hawaii15 Some rules to design combinational circuits with “always” Sensitivity list should have all inputs Outputs should have values for all possible inputs Variables that are updated (left side of blocking assignments) should be a register variable Update each variable at most once per change in input. Module instantiations are not C function calls –Use blocking assignments, case, if-else, maybe others such as “for” but be careful.

16
EE 361 Fall 2003University of Hawaii16 Wednesday Sequential circuits with verilog Electronic Design Automation (EDA)

17
EE 361 Fall 2003University of Hawaii17 Sequential Circuits Procedural always Examples Nonblocking and blocking assignments

18
EE 361 Fall 2003University of Hawaii18 Rules for procedural-always to model sequential circuits x1 x2 x3 clock y1 y2 always @(posedge clock) state = state Update the state we’ll assume this Example: D flip flop always @(posedge clock) q <= d; Example: T flip flop always @(posedge clock) if (t == 1) q <= ~q; nonblocking assignments state vars are reg vars.

19
EE 361 Fall 2003University of Hawaii19 Nonblocking Assignments DQ clock A DQ B DQ C 0 All flip flops get updated together on a positive clock edge. always @(posedge clock) begin A <= 0; B <= A; C <= B; end All nonblocking assignments are updated together on the positive edge of the clock. DQ clock A DQ B DQ C 0 10 1 Before clock edge DQ clock A DQ B DQ C 0 01 0 After clock edge Example

20
EE 361 Fall 2003University of Hawaii20 Nonblocking Assignments DQ clock A DQ B DQ C 0 begin A <= 0; B <= A; C <= B; end begin A = 0; B = A; C = B; end Suppose initially (A,B,C) = (1,1,1) (A,B,C) = (0,1,1)(A,B,C) = (0,0,0)

21
EE 361 Fall 2003University of Hawaii21 Example: 2-bit counter module counter2(q,clock,s,d) out [1:0] q; // 2-bit output in clock; s [1:0] s; // Select input in [1:0] d; // Parallel load input reg [1:0] q; // This is our state variable always @(posedge clock) begin case (s) 0: q<=0; 1: q<=q+1; // Counting up. Note that the count wraps around // when it goes past the value 3 2: q<=q-1; // Counting down. Also has wrap around 3: q<=d; // Parallel load endcase // Actually, the begin-end is unnecessary end endmodule d[1] d[0] q[1] q[0] s[1] s[0] clock s = 0: reset q = 0 s = 1: count up s = 2: count down s = 3: load

22
EE 361 Fall 2003University of Hawaii22 Example: Lights module Lights(y,clock,s,d) out [3:0] y; // 4-bit output in clock; s [1:0] s; // Select input in [1:0] d; // Parallel load input reg [1:0] q; // This is our state variable always @(posedge clock) begin case (s) 0: q<=0; 1: q<=q+1; // Counting up. Note that the count wraps around // when it goes past the value 3 2: q<=q-1; // Counting down. Also has wrap around 3: q<=q; // Hold endcase // Actually, the begin-end is unnecessary end // Continued y[3] y[2] y[1] y[0] s[1] s[0] clock s = 0: reset y=1000 s = 1: rotate right s = 2: rotate left s = 3: hold

23
EE 361 Fall 2003University of Hawaii23 Example: Lights // Continued always @(q) case (q) 0: y=4’b1000; 1: y=4’b0100; 2: y=4’b0010; 3: y=4’b0001; endcase endmodule y[3] y[2] y[1] y[0] s[1] s[0] clock s = 0: reset y=1000 s = 1: rotate right s = 2: rotate left s = 3: hold

24
EE 361 Fall 2003University of Hawaii24 Electronic Design Automation Simulator EDA process Test bench

25
EE 361 Fall 2003University of Hawaii25 Simulators, e.g., veriwell and Modelsim Simulator will simulate what a circuit will do over time. Time is divided into time units (fictitious) but you can think of them as some small time duration, e.g., 0.1ns A variable keeps track of the “current time” (e.g., $time) Initially, “current time” = 0 (or 1) Update variable values at time 1 based upon values at time 0 Update variable values at time 2 based upon values at time 1 and so on.

26
EE 361 Fall 2003University of Hawaii26 Example 0 0 1 $time = 0 0 0 1 new value based on 1 0 1 1 $time = 1 0 1 0 $time = 2

27
EE 361 Fall 2003University of Hawaii27 Simulator verilog circuit module synthesizer hardware verilog testbench module project simulator verify that your circuit works (debugging)

28
EE 361 Fall 2003University of Hawaii28 Test Bench Protoboard 5V Gnd Clock Generator IC Chip LEDs (probes) inputs to excite the circuit outputs to observe behavior

29
EE 361 Fall 2003University of Hawaii29 module testbench; reg clock; // Clock signal reg [1:0] A; // Inputs A and B to excite reg [2:0] B; wire [2:0] C; // Output C to observe icChip c1(A,B,C,clock); // Instantiation of the circuit to test init clock = 0; // Clock generation, with clock period = 2 time units always #1 clock = ~clock; init // Changing inputs to excite icChip c1 begin: Input values for testing A = 0; B = 0; #2 A = 1; // After 2 time units, A is changed to 1. #1 B = 3; // After another time unit, B changes to 3. #2 $stop; // After 2 more time units, the simulation stops end init // Display of outputs begin: Display $display("A B C clock time"); // Displayed once at $time = 0 $monitor("%d %d %d %d %d",A,B,C,clock,$time); // Displayed whenever variable changes // Note that $monitor can occur at most once in verilog code // while $display can occur many times. end endmodule

30
EE 361 Fall 2003University of Hawaii30 Friday Building single cycle MIPS – naive way MIPS-L: 16 bit version of MIPS Build it in stages –MIPS-L0: executes only R-type instructions Tips on testing and debugging –MIPS-L1, L2, L3

31
EE 361 Fall 2003University of Hawaii31 Building Single Cycle MIPS How NOT to build a single cycle MIPS in verilog. 1. Build all the components in verilog. 2. Test/debug each component 3. Put everything together into the single cycle MIPS 4. Simulate --> syntax errors 5. Fix syntax errors, and then simulate --> ‘xxx’ 6. Hmmm. Maybe I’m unlucky. Simulate again. 7. Hmmm. Must be the simulator. Reset PC. Simulate again. 8. Problem too hard -- it’s a complicated computer after all First three steps are okay. But need improvement after that.

32
EE 361 Fall 2003University of Hawaii32 MIPS-L To experience building a moderately large circuit, you will build a MIPS computer –Homework 10A and 10B MIPS-L: 16 bit version of MIPS –Description –Simplified version MIPS-L0 Only R-type arithmetic instructions Modified register file: RegFileL0

33
EE 361 Fall 2003University of Hawaii33 MIPS-L Description Instructions (and integer data) are 16 bits long –Word = 16 bits Addresses are 16 bits Eight general purpose registers –$0-$7 –$0 is always equal to 0 Memory is byte-addressable and big Endian –Addresses of words are divisible by 2

34
EE 361 Fall 2003University of Hawaii34 MIPS-L Register Convention NameRegister Number UsagePreserved on call? $zero0the constant 0n.a. $v0-$v11-2values for results and expression evaluation No $t0-$t23-5temporariesNo $sp6stack pointerYes $ra7return addressNo

35
EE 361 Fall 2003University of Hawaii35 MIPS-L Instruction Formats NameFieldsComments Field Size 3 bits 4 bitsALL MIPS-L instructions 16 bits R- format oprsrtrdfunctArithmetic instruction format I- format oprsrtrdAddress/ immediate Transfer, branch, immediate format J- format optarget addressJump instruction format

36
EE 361 Fall 2003University of Hawaii36 MIPS-L Machine Instructions NameFormatExampleComments 3 bits 4 bits addR02310add $1,$2,$3 subR02311sub $1,$2,$3 andR02312and $1,$2,$3 orR02313or $1,$2,$3 sltR02314slt $1,$2,$3 jrR07008jr $7 lwI421100lw $1,100($2) swI521100sw $1,100($2) beqI612(offset to 100)/2beq $1,$1,100 addiI721100addi $1,$2,100 jJ25000j 10000 jalJ35000jal 10000

37
EE 361 Fall 2003University of Hawaii37 Single Cycle MIPS-L This thing’s got a cycle in it. Not good. Build it in stages The following is JUST A SUGGESTION

38
EE 361 Fall 2003University of Hawaii38 MIPS-L0 Something even simpler: MIPS-L0 Only executes R format arithmetic instructions Register File RegFileL0 –Register $5 = 1 always –Register $4 = 2 always ALUControl: Same as MIPS-L

39
EE 361 Fall 2003University of Hawaii39 MIPS-L0 clock Instruction Memory (ROM) iaddr idata reset aluout aluina aluinb Used to verify correctness Everything is 16 bits except reset and clock

40
EE 361 Fall 2003University of Hawaii40 MIPS-L0 Describe MIPS-L0 Example Program Memory –Example testbench –General testbench of simple combination circuits Building Single Cycle MIPS-L0 –Pre MIPS-L0, yet even simpler –Debugging tips Building Single Cycle MIPS-L

41
EE 361 Fall 2003University of Hawaii41 MIPS-L0 clock iaddr idata (instruction) reset aluout aluina aluinb PC + 4 RegFileL0 r2 r3 r1 ALU RegWrite=1 ALU Control ALUOp=2

42
EE 361 Fall 2003University of Hawaii42 Example Instruction Memory // Instruction memory // Program has only 8 instructions module IM(addr, dout) input [15:0] addr; dout [15:0] dout; reg [15:0] dout; always @(addr[3:1]) case (addr[3:1]) 0: dout = {3’d0,3’d4,3’d5,3’d3,4’d0} // add $3,$4,$5 1: dout =// sub $2,$4,$5 2: dout =// slt $1,$4,$5 3: dout =// and $1,$3,$5 4: dout =// slt $1,$4,$3 5: dout =// sub $1,$3,$5 6: dout =// add $3,$0,$2 7: dout =// add $3,$5,$1 endcase endmodule

43
EE 361 Fall 2003University of Hawaii43 Example Testbench // Testbench for program memory module testbench_memory reg [15:0] addr; wire [15:0] dout; IM pmem(addr, dout); // Instantiation of memory initial begin // Drive the memory addr = 0; #2 addr = 2; #2 addr = 4;...... #2 addr = 14; #2 $stop; end initial begin // Display the outputs $monitor(“time = %d, addr=%d, instr=(%d,%d,%d,%d,%d)”,$time,addr,dout[15:13],... end endmodule

44
EE 361 Fall 2003University of Hawaii44 Simple Testbenches Declare reg variables to drive inputs Declare wire variables to tap into outputs and connect circuits Clock generator signal (if necessary) Set up circuit with instantiations and possible connections Initial procedure to change input signals over time (use delays # and $stop) Initial procedure to output results

45
EE 361 Fall 2003University of Hawaii45 Building MIPS-L0 Build the components and test –Instruction memory –ALU –ALU Control –Register file RegFileL0 Build and test a Pre-MIPS-L0 (see next slide) Build and test a MIPS-L0 (finally!)

46
EE 361 Fall 2003University of Hawaii46 Pre MIPS-L0 We got rid of the cycle clock iaddr idata (instruction) reset aluout aluina aluinb PC + 4 RegFileL0 r2 r3 r1 ALU RegWrite=1 ALU Control ALUOp=2 9 is an arbitrary number 9

47
EE 361 Fall 2003University of Hawaii47 Pre MIPS-L0 What do we gain by removing the cycle? –If there’s a bug, we can find it by tracing backwards Testbench –Has an instantiation of MIPS-LO and program memory –Try different programs for testing

48
EE 361 Fall 2003University of Hawaii48 Pre MIPS-L0 Rules of thumb for debugging –Determine a set of input signals to test whether the circuit works or not –Input signals will vary over time –Determine where to probe signals At outputs At intermediate points –Determine by hand what signals to expect

49
EE 361 Fall 2003University of Hawaii49 Pre MIPS-L0 Rules of thumb for debugging –Create test bench that generates the appropriate input signals over time outputs the signals you want –Run the test bench and see if the circuit works –If not, put probe signals upstream to determine where the problem is

50
EE 361 Fall 2003University of Hawaii50 Probing Upstream 0 probe This is supposed to be “1”. Check upstream until you find a device that isn’t working, e.g., outputs don’t match inputs

51
EE 361 Fall 2003University of Hawaii51 Pre MIPS-L0 Rules of thumb for debugging –Change input signals to REALLY verify that the circuit will work under all conditions Example: change program

52
EE 361 Fall 2003University of Hawaii52 MIPS-L0 After verifying correctness of Pre MIPS- LO, build and test MIPS-L0 This is Homework 10A

53
EE 361 Fall 2003University of Hawaii53 MIPS-L Build the MIPS-L in stages Stage 1 MIPS-L1 –Include addi and j –Use ordinary register file –Include Control circuit Stage 2 MIPS-L2: –include beq –Modify ALU for zero output

54
EE 361 Fall 2003University of Hawaii54 MIPS-L Stage 3 MIPS-L3 (final) –Include lw and sw –Have the RAM store 128 words. –RAM is implemented like a register file Have the program read and write to RAM and check if it does so properly Verification can be done by checking inputs and outputs –This is Homework 10B

55
EE 361 Fall 2003University of Hawaii55 Testbenching Your testbench should include –Your MIPS-Lx –Program memory Don’t be afraid to try different programs for testing Last slide unless there’s more time

56
EE 361 Fall 2003University of Hawaii56 Single Cycle MIPS set these multiplexers so that PC=PC+4 Build this first. Your program should have R-type, lw, sw, and j instructions only

57
EE 361 Fall 2003University of Hawaii57 Single Cycle MIPS set these multiplexers so that PC=PC+4 Check controller outputs

58
EE 361 Fall 2003University of Hawaii58 Single Cycle MIPS Check register file outputs. You must initialize register values somehow RegWrite=0 while testing at this stage

59
EE 361 Fall 2003University of Hawaii59 Single Cycle MIPS Complete datapath but not writing to anything RegWrite=0 and MemWrite = 0 while testing at this stage

60
EE 361 Fall 2003University of Hawaii60 Single Cycle MIPS Program just has R-type and j instructions MemWrite = 0 while testing at this stage

61
EE 361 Fall 2003University of Hawaii61 Single Cycle MIPS

Similar presentations

OK

Verilog. 2 Behavioral Description initial: is executed once at the beginning. always: is repeated until the end of simulation.

Verilog. 2 Behavioral Description initial: is executed once at the beginning. always: is repeated until the end of simulation.

© 2018 SlidePlayer.com Inc.

All rights reserved.

To make this website work, we log user data and share it with processors. To use this website, you must agree to our Privacy Policy, including cookie policy.

Ads by Google