# Final Project Overall Design Presented By: Akram Ahmed Date: 19 November 2014 CMPE 691: Digital Signal Processing Hardware Implementation.

## Presentation on theme: "Final Project Overall Design Presented By: Akram Ahmed Date: 19 November 2014 CMPE 691: Digital Signal Processing Hardware Implementation."— Presentation transcript:

Final Project Overall Design Presented By: Akram Ahmed Date: 19 November 2014 CMPE 691: Digital Signal Processing Hardware Implementation

Outline  Filter Design  Window Design  Complex Number  Absolute Value Calculation  City Distance  Spectral Density Design  FFT Latency and selection  Overall Design

Filter Design  Number of Taps: 201  Max Filter Coeff = 0.774121  Min Filter Coeff Value = -0.181664  Coeff representation = 1.9, signed 2’s compliment

Window Design  Max Window Coeff = 1  Min Window Coeff Value = 0.000003 (non-zero)  Coeff representation = 1. 9, unsigned

Combined Filter and Window

Spectral Density

FFT  Number of Inputs: 1024  Target Design Frequency: 50 MHz (20ns)  FFT Latency = FFT calculation time + drain time  For Radix 2 lite  FFT Latency = 246.360  s + 1024 * 20 ns = 0.26648 ms  For Radix 2 Burst I/O  FFT Latency = 146.680  s + 1024 * 20 ns = 0.16716ms  For Radix 4 Burst I/O  FFT Latency = 68.620  s + 1024 * 20 ns = 0.0891ms  For Pipeline Streaming  FFT Latency = 43.120  s + 1024 * 20 ns = 0.0636ms

Overall Design

FIR IP Core

FIR Simulation

FIR Matlab f = fopen ('filtInp','w'); filtLen = length(y1); for i = 1:1:filtLen nonF = fi(y1(i),1,16,0); fprintf(f,'%s,\n', nonF.bin); fix = strcat(nonF.bin,'.0'); y1(i) = fix2dec(fix); end

FIR Simulated output and Matlab comp.

FIR input

Overall Design

Download ppt "Final Project Overall Design Presented By: Akram Ahmed Date: 19 November 2014 CMPE 691: Digital Signal Processing Hardware Implementation."

Similar presentations