Download presentation

Presentation is loading. Please wait.

Published byAngelina Disher Modified over 3 years ago

1
Some Slides from: U.C. Berkeley, U.C. Berkeley, Alan Mishchenko, Alan Mishchenko, Mike Miller, Mike Miller, Gaetano Borriello Gaetano Borriello Introduction to Sequential Circuits

2
State Minimization Goal : identify and remove redundant states (states which can not be observed from the (states which can not be observed from the FSM I/O behavior) FSM I/O behavior) Why : 1. Reduce number of latches assign minimum-length encoding assign minimum-length encoding only as the logarithm of the number only as the logarithm of the number of states of states 2. Increase the number of unassigned states 2. Increase the number of unassigned states codes codes heuristic to improve state-assignment heuristic to improve state-assignment and logic-optimization and logic-optimization

3
Algorithmic State Minimization Goal – identify and combine states that have equivalent behavior Goal – identify and combine states that have equivalent behavior Equivalent States: Equivalent States: Same output Same output For all input combinations, states transition to same or equivalent states For all input combinations, states transition to same or equivalent states Algorithm Sketch Algorithm Sketch 1. Place all states in one set 2. Initially partition set based on output behavior 3. Successively partition resulting subsets based on next state transitions 4. Repeat (3) until no further partitioning is required states left in the same set are equivalent states left in the same set are equivalent Polynomial time procedure

4
State Minimization Definition Completely-specified state machine Completely-specified state machine two states are equivalent if outputs are two states are equivalent if outputs are identical for all input combinations identical for all input combinations Next states are equivalent for all input Next states are equivalent for all input combinations combinations equivalence of states is an equivalence relation which partitions the states into disjoint equivalence classes equivalence of states is an equivalence relation which partitions the states into disjoint equivalence classes Incompletely specified state machines Incompletely specified state machines

5
Classical State Minimization 1. Partition states based on input output values asserted in the state asserted in the state 2. Define the partitions so that all states in a partition transition into the same next-state partition (under corresponding inputs)

6
Basic Principle of State Minimization for Completely Specified Machines Any two states of Moore Machine that have the same output and transit to the same states under the same input symbols are equivalent and can be combined Any two states of Moore Machine that have the same output and transit to the same states under the same input symbols are equivalent and can be combined This step is repeated until no more equivalent states exist This step is repeated until no more equivalent states exist Procedure (fast) for lazy students SA X X X X SC SY SZ States SZ and SZ are equivalent and are combined to one state by pointing all arows that go to SY to state SZ and removing SY with its all arrows

7
Any two states of Mealy Machine that have the same output for the same input symbol and transit to the same states under the same input symbols are equivalent and can be combined Any two states of Mealy Machine that have the same output for the same input symbol and transit to the same states under the same input symbols are equivalent and can be combined This step is repeated until no more equivalent states exist This step is repeated until no more equivalent states exist Procedure (fast) for lazy students (for Mealy machines) States SZ and SZ are equivalent and are combined to one state by pointing all arows that go to SY to state SZ and removing SY with its all arrows SA X X X X SC SY SZ Z Z Z Z SA X X SC SZ Z Z

8
Classical State Minimization Algorithm 1. Partition the set of internal states based on input output values asserted in the state 2. Define the partitions so that all states in a partition transition into the same next-state partition (under corresponding inputs) Only for Completely specified Machines

9
Example (FSM in Kiss format) Ex : 0 A B 0 0 A B 0 1 A C 0 1 A C 0 0 B D 0 (A,B,C,D,E,F,H) (G) 0 B D 0 (A,B,C,D,E,F,H) (G) 1 B E 0 1 B E 0 0 C F 0 (A,B,C,E,F,H)(G)(D) 0 C F 0 (A,B,C,E,F,H)(G)(D) 1 C A 0 1 C A 0 0 D H 0 (A,C,E)(G)(D)(B,F)(H) 0 D H 0 (A,C,E)(G)(D)(B,F)(H) 1 D G 0 1 D G 0 0 E B 0 0 E B 0 1 E C 0 1 E C 0 0 F D 0 0 F D 0 1 F E 0 1 F E 0 0 G F 1 0 G F 1 1 G A 0 1 G A 0 0 H H 0 0 H H 0 1 H A 0 1 H A 0 States A, C and E can be combined to one state States B and F can be combined to one state G has other input-output response than other states D has other input-output response than other states because it goes to G which is known to be non- equivalent state-goes to red and blue groups B and F go to D Please check this using triangular table You can also marke each new group with a new symbol and check transitions to thus marked groups

10
Example of partition based minimization Ex : 0 A B 0 0 A B 0 1 A C 0 1 A C 0 0 B D 0 (A,B,C,D,E,F,H)(G) 0 B D 0 (A,B,C,D,E,F,H)(G) 1 B E 0 1 B E 0 0 C F 0 (A,B,C,E,F,H)(G)(D) 0 C F 0 (A,B,C,E,F,H)(G)(D) 1 C A 0 1 C A 0 0 D H 0 (A,C,E,H)(G)(D)(B,F) 0 D H 0 (A,C,E,H)(G)(D)(B,F) 1 D G 0 1 D G 0 0 E B 0 (A,C,E)(G)(D)(B,F)(H) 0 E B 0 (A,C,E)(G)(D)(B,F)(H) 1 E C 0 1 E C 0 0 F D 0 0 F D 0 1 F E 0 1 F E 0 0 G F 1 0 G F 1 1 G A 0 1 G A 0 0 H H 0 0 H H 0 1 H A 0 1 H A 0

11
Input Next State Output SequencePresent StateX=0X=1X=0X=1 ResetS0S1S200 0S1S3S400 1S2S5S600 00S3S0S000 01S4S0S010 10S5S0S000 11S6S0S010 State Minimization Example Sequence Detector for 010 or 110 Sequence Detector for 010 or 110 S0 S3 S2S1 S5S6S4 1/00/0 1/0 0/1 0/01/00/0 1/0 0/0 1/0 0/1 1/0 0/0

12
( S0 S1 S2 S3 S4 S5 S6 ) ( S0 S1 S2 S3 S5 ) ( S4 S6 ) ( S0 S3 S5 ) ( S1 S2 ) ( S4 S6 ) ( S0 ) ( S3 S5 ) ( S1 S2 ) ( S4 S6 ) Input Next State Output SequencePresent StateX=0X=1X=0X=1 ResetS0S1S200 0S1S3S400 1S2S5S600 00S3S0S000 01S4S0S010 10S5S0S000 11S6S0S010 S1 is equivalent to S2 S3 is equivalent to S5 S4 is equivalent to S6 Method of Successive Partitions

13
Input Next State Output SequencePresent StateX=0X=1X=0X=1 ResetS0S1'S1'00 0 + 1S1'S3'S4'00 X0S3'S0S000 X1S4'S0S010 Minimized FSM State minimized sequence detector for 010 or 110 State minimized sequence detector for 010 or 110 S0 S1’ S3’ S4’ X/0 1/0 0/1 0/0 X/0

14
symbolic state transition table present next state output state00011011 S0S0S1S2S31 S1S0S3S1S40 S2S1S3S2S41 S3S1S0S4S50 S4S0S1S2S51 S5S1S4S0S50 inputs here More Complex State Minimization Multiple input example Multiple input example 10 01 11 00 01 11 10 01 11 00 10 00 11 00 11 10 01 10 11 01 00 S0 [1] S2 [1] S4 [1] S1 [0] S3 [0] S5 [0] 01

15
S0-S1 S1-S3 S2-S2 S3-S4 S0-S0 S1-S1 S2-S2 S3-S5 S0-S1 S3-S0 S1-S4 S4-S5 S0-S1 S3-S4 S1-S0 S4-S5 S1-S0 S3-S1 S2-S2 S4-S5 S4-S0 S5-S5 S1-S1 S0-S4 minimized state table (S0==S4) (S3==S5) present next state output state00011011 S0'S0'S1S2S3'1 S1S0'S3'S1S3'0 S2S1S3'S2S0'1 S3'S1S0'S0'S3'0 Implication Chart Method Implication Chart Method Cross out incompatible states based on outputs Cross out incompatible states based on outputs Then cross out more cells if indexed chart entries are already crossed out Then cross out more cells if indexed chart entries are already crossed out S1 S2 S3 S4 S5 S0S1S2S3S4

16
Minimizing Incompletely Specified FSMs Equivalence of states is transitive when machine is fully specified Equivalence of states is transitive when machine is fully specified But its not transitive when don't cares are present e.g.,stateoutput S0– 0S1 is compatible with both S0 and S2 S11 –but S0 and S2 are incompatible S2– 1 But its not transitive when don't cares are present e.g.,stateoutput S0– 0S1 is compatible with both S0 and S2 S11 –but S0 and S2 are incompatible S2– 1 No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states

17
XQ1Q0Q1+Q0+000000010001100100011011111111–1000XQ1Q0Q1+Q0+000000010001100100011011111111–1000 Q 1 + = X (Q 1 xor Q 0 ) Q 0 + = X Q 1 ’ Q 0 ’ Minimizing States May Not Yield Best Circuit Example: edge detector - outputs 1 when last two input changes from 0 to 1 Example: edge detector - outputs 1 when last two input changes from 0 to 1 00 [0] 11 [0] 01 [1] X’ X X X

18
"Ad hoc" solution - not minimal but cheap and fast "Ad hoc" solution - not minimal but cheap and fast 00 [0] 10 [0] 01 [1] X’X X X X 11 [0] X’

Similar presentations

OK

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

© 2018 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on computer graphics notes Make a ppt on how to control noise pollution Ppt on asia the continent of contrast Ppt on point contact diode Ppt on ready to eat food Ppt on statistics for class 11 maths Ppt on cse related topics to economics Ppt on water softening techniques to reduce Download ppt on coordinate geometry for class 9th Ppt on word association test marketing