Presentation is loading. Please wait.

Presentation is loading. Please wait.

International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices: Status and 2012 plans Victor Zhirnov.

Similar presentations

Presentation on theme: "International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices: Status and 2012 plans Victor Zhirnov."— Presentation transcript:

1 International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices: Status and 2012 plans Victor Zhirnov / SRC Washington, DC, December 4, 2011

2 Memory Team: 2 An Chen (GLOBALFND) Zoran Krivokapic(GLOBALFND) Al Fazio (Intel) Atsuhiro Kinoshita (Toshiba) U-In Chung (Samsung) Rich Liu (Macronix) Hiro Akinaga (AIST) Wei Lu (U Michigan) Dirk Wouters (IMEC) Kwok Ng (SRC) Thomas Vogelsang (RAMBUS) Matthew Marinella (Sandia Labs) Rainer Waser (Aachen U) Victor Zhirnov (SRC) Barry Schechtman (INSIC) Rod Bowman (Seagate) Geoff Burr (IBM) Bob Fontana (IBM) Michele Franceschini (IBM) Rich Freitas (IBM) Kevin Gomez (Seagate) Mark Kryder (CMU) Antoine Khroueir (Seagate) Kroum Stoev (Western Digital) Winfried Wilcke (IBM)

3 Input Received 3 Alex Bratkovski (HP) Curt Richter (NIST) Eric Pop (U Illinois) Table ERD5/Redox Memory Table ERD4/PCM

4 4 Outline u Fundamental Studies u Review 2011 ERD memory tables and text v Discussion on Specific Emerging Memory Devices v Discussion of Memory Select Devices v Discussion of Storage Class Memory u Plans for 2012

5 Important Events u Emerging Research Memory Devices Workshop v Barza, Italy, April 2, 2008 u Emerging Memory Materials workshop v Tsukuba, Japan, November 30, 2010 u ERD Face-to-Face meeting v Potsdam, Germany, April 10, 2011 u ERD Face-to-Face meeting v San Francisco, USA, July 10, 2006

6 ERD Memory Group Fundamental Studies in

7 Challenge u Lack of quantitative data u For many memory entries, there were no referenced scaling projections v Optimistic expectations/claims were used to fill the ERD memory tables u The ERD Memory Group decided to develop reference documents containing v Brief theory of operation with scaling limits projections v References to the state-of-the art u ERD Memory activity focused on the development of quantitative data to support assessments of different memory entries u To be continued in

8 ERD Memory Group Publishing Activity u Electronic Effects Memory u RedOx (Ionic) Memory u Memory Select Device 8 V. V. Zhirnov, R. K. Cavin, S. Menzel, E. Linn, S. Schmelzer, D. Bräuhaus, C. Schindler and R. Waser, “Memory Devices: Energy-Space-Time Trade-offs”, Proc. IEEE 98 (Dec. 2010) 2185 H. Schroeder, V. V. Zhirnov, R. K. Cavin, R. Waser, Voltage-time dilemma of pure electronic mechanisms in resistive switching memory cells", JOURNAL OF APPLIED PHYSICS 107 (2010) Charge trapping induced resistive switching is not considered in 2011 ERD chapter, as a scaling of this memory technology below 100 nm is difficulty for any conceivable material combination V. V. Zhirnov, R. Meade, R. K. Cavin, S. Menzel, and G. Sandhu, “Scaling Limits of Resistive Memories”, Nanotechnology 22 (June 2011) Scaling and performance projections for <10nm ReRAM Wei Lu 1, An Chen 2, Kwok Ng 3 and Victor V. Zhirnov 3, “Select Devices for Extremely Scaled Memory Arrays”, in preparation 1 University of Michigan ; 2 GLOBALFOUNDRIES; 3 Semicondcutor Research Corp.

9 2011 ERD Memory Tables and Text

10 2011 Memory Transition Table 10 IN/OUT (Table ERD5)Reason for IN/OUTComment Emerging Ferroelectric Memory IN Replaces former FeFET category and the ferroelectric polarization/ electronic effects memory categories Ferroelectric polarization/ electronic effects memory has same difficult problems as FeFET, e.g. scalability, retention, endurance fatigue Redox memory IN Replaces former nanothermal and Ionic memory categories Former ‘Nanothermal’ and ‘Nanoinic’ entries often referred to related mechanisms of resistive switching Mott Memory IN Separated from the electronic effects memory FeFET Memory OUT Merged with FeFET and the ferroelectric polarization/electronc effects memory Electronic effects memory OUT Replaced by EFM and Mott Nanothermal memory OUT Merged with Ionic Memory to form Redox Memory Category Nanoionic memory OUT Merged with Nanothermal Memory to form Redox Memory Category Related mechanism to Nanothermal memory Spin Torque Transfer MRAM OUT Became a prototypical technology Spin Torque Tranfer MRAM is already included in PIDS chapter since 2009 (Tables PIDS5 and PIDS 5A)

11 2011 ERD Memory Table 11 Emerging Ferroelectric memory Nanomechanical Memory Redox Memory Mott Memory Macromolecular Memory Molecular Memories Storage Mechanism Remnant polarization on a ferroelectric gate dielectric Electrostatically- controlled mechanical switch Ion transport and Multiple mechanisms redox reaction Cell Elements 1T or 1T1R1T1R or 1D1R Device Types FET with FE gate insulator FTJ 1) nanobridge 1) cation migration M-I-M (nc)-I-M Bi-stable switch 2) telescoping CNT 2) anion migration Mott transition 3) Nanoparticle

12 Emerging Ferroelectric Memory u In 2011 ERD combines two subcategories: v Ferroelectric FET v Ferroelectric tunnel junction (FTJ) u Motivation for merging v Operation principle of FTJ is based on ferroelectric polarization, similar to FeFET v Same difficult problems as in FeFET v Retention, endurance fatigue, scalability u This merging did not work well: The physics of READ and WRITE are very different for FeFET and FTJ memories v Difficult to display the performance data in one column u Proposal: To split FeFET and FTJ in two separate entries in

13 13 Ferroelectric FET & memory u Number of publications v v v v (94+23) FeFET FTJ

14 Nanomechanical Memory (NEMM)  Difficult Challenges v Scalability W. Y. Choi, T. Osabe and T-S. K. Liu, “Nano-electro-mechanical nonvolatile memory (NEMory) cell design and scaling”, IEEE Trans. Electron Dev. 55 (2008) v Reliability/Endurance n typically fail after ~100 switching cycles [B4] J-W. Han, J-H. Ahn, Y-K. Choi, "FinFACT - fin flip-flop actuated channel transistor", IEEE Electron Dev. Lett. 31 (2010) 764 J. Andazane et al., “Two-terminal nanoelectromechanical devices based on germanium nanowires”, Nano Lett. 9 (2009) 1824 K. Lee and W. Y. Choi, “Nanoelectromechanical Memory Cell (T Cell) for Low-Cost Embedded Nonvolatile Memory Applications”, IEEE Trans. Electron Dev. 58 (2011) O. Loh; X. Wei; C.Ke; et al. “Robust Carbon-Nanotube-Based Nano-electromechanical Devices: Understanding and Eliminating Prevalent Failure Modes Using Alternative Electrode Materials”, SMALL 7 (2011) Y. Choi and T-J. K. Liu, “Reliability of nanoelectromechanical nonvolatile memory (NEMory) cells”, IEEE Electron Dev. Lett. 30 (2009) Best projected>50 nm [B1, B2] Demonstrated500 nm [B3, B4] Low voltage (~ 1V) operation Demonstrated~1E3 [B4] Should NEMM be in ERD in 2013?

15 15 Nanomechanical Memory (NEMM) u Number of publications v v v

16 RedOx Memory u Former ‘Nanothermal’ and ‘Nanoinic’ entries often referred to related mechanisms of resistive switching u Recent experimental demonstrations of scalability, retention and endurance are encouraging u Many details of the mechanism of the reported phenomena are still unknown 16 Number of publications (+30+44) (+99+77)

17 Mott Memory u A new entry in 2011 u More research on the size effect of the Mott transition properties is needed to address the fundamental scaling limit of this type of devices. v What is the minimum number of atoms in a Mott memory element to provide retention and sensing properties? u Needs to be investigated under benchmark values 17

18 Mott memory recent publications 18 D. Ruzmetov, G. Gopalakrishnan, J. Deng, V. Narayanamurti, S. Ramanathan, “Electrical triggering of metal- insulator transition in nanoscale vanadium oxide junctions”, J. Appl. Phys. 106 (2009) S. D. Ha, G. H. Aydogdu, and S. Ramanathan, “Metal-insulator transition and electrically driven memristive characteristics of SmNiO3 thin films”, Appl. Phys Lett. 98 (2011) K-H. Xue, C. A. Paz de Araujo, J. Celinska, C. McWilliams, “A non-filamentary model for unipolar switching transition metal oxide resistance random acess memories”, J. Appl. Phys. 109 (2011) J. Celinska, C. McWilliams, C. Paz de Araujo, K-H. Xue, “Material and process optimization of correlated electron random access memories”, J. Appl. Phys. 109 (2011) C. R. McWilliams, J. Celinska, C. A. Paz de Araujo, K-H. Xue, “Device characterization of correlated electron random access memories”, J. Appl. Phys.109 (2011) L. Cario, C. Vaju, B. Corraze, V. Guiot, E. Janod, “Electric-field-induced resistive switching in a family of Mott Insulators: Toward a new class of RRAM memories”, Adv. Mat. 22 (2010) M. K. Niranjan, Y. Wang, S. S. Jaswal, and E. Y. Tsymbal, “Prediction of a switchable two-dimensional electron gas at ferroelectric oxide interfaces’, Phys. Rev. Lett. 103 (2009) publications in

19 Macromolecular Memory u Also referred to as polymer or organic resistive memory u Consists of a film of organic material sandwiched between two metal electrodes v The organic film is typically relatively thick (~many monolayers) u Reduced fabrication cost is often considered as the primary driver for this type of memory v Extreme scaling is de-emphasized u Mechanism of operation is not clear v There are some indications on the RedOx effects v Possible transition to the RedOx Memory category? 19

20 20 Macromolecular Memory Number of publications

21 Molecular Memory u A broad term encompassing different proposals for using individual molecules or small clusters of molecules as building blocks of memory cells. u The concept emphasizes extreme scaling v in principle, one bit of information can be stored in the space of a single molecule u The success of molecular electronics depends on our understanding of the phenomena accompanying molecular switching, v currently many questions remain unanswered u Molecular memory is viewed as a long term research goal 21

22 22 Molecular Memory u Number of publications v v v v v

23 ERD Memory: Research Activity 23 RedOx Molecular NEMM Macromolecular FeFET

24 Memory Select Device

25 Memory Select Device: Intro 25 A memory cell in array can be viewed as being composed of two fundamental components: the ‘Storage node’, and the ‘Select device’ to minimize sneak current through unselected cells. Both components impact scaling limits for memory. Several advanced concepts of resistance-based memories offer storage node scaling down below 10 nm, and the memory density will be limited by the select device. The select device thus represents a serious bottleneck for memory scaling to 10 nm and beyond.

26 Suggested select device categories Select devices Transistor Planar Vertical Diode p-n junction Schottky junction Hetero- junction Switch- based selector Mott transition switch Threshold switch Resistive switch Mixed ionic electronic conduction (MIEC) Complementary resistive switch structure

27 Vertical Select Devices 27 Vertical diode Vertical FET L. Li, K. Lu, B. Rajendran, T. D. Happ, H-L. Lung, C. Lam, and M. Chan, “Driving Device Comparison for Phase- Change Memory”, IEEE Trans. Electron. Dev. 58 (2011)

28 Resistive-Switch-type select devices I u Mott-transition switch v is based on the Mott Metal-Insulator transition v a volatile resistive switch, v A VO 2 -based Mott-transition device has been demonstrated as a selection device for NiO x RRAM element [Ref: M.J. Lee, “Two Series Oxide Resistors Applicable to High Speed and High Density Nonvolatile Memory,” Adv. Mater. 19, 3919 (2007).]. v The feasibility of the Mott-transition switch as selection devices still needs further research. u Threshold switch v is based the threshold switching in MIM structures caused by electronic charge injection/trapping v Significant resistance reduction can occur at a threshold voltage and this low-resistance state quickly recovers to the original high-resistance state when the applied voltage falls below a holding voltage. 28

29 Resistive-Switch-type select devices II u MIEC switch v observed in materials that conduct both ions and electronic charges – so called mixed ionic electronic conduction materials (MIEC). v The resistive switching mechanism is similar to the ionic memories. u Complementary resistive switch v the memory cell is composed of two identical non-volatile ReRAM switches connected back-to-back. v Example: Pt/GeSe/Cu/GeSe/Pt structure v During idle conditions one of the ReRAM switch is off so sneak current is reduced. v Read involves turning on both ReRAM devices and is destructive. 29

30 Benchmark Select Device Parameters 30 ParameterValueDriver ON Voltage, V r ~1 V Compatibility with logic; low-power operation ON current, I r ~10 -6 A Sensing of memory state (fast read) ON/OFF ratio * >10 6 Sufficiently low ‘sneak’ currents ** Operating temperature 85°C 50°C The top end spec for servers. NAND spec (the very embodiment of non- volatile memory for the current state-of-the-art), * ON/OFF current ratio at ~(  1V) supply ** Proposed alternative schemes of array biasing could result in relaxed requirements on the select device ON/OFF ratio [5]

31 Fundamental Issues u For scaled diode-type select devices two fundamental challenges are: v Contact resistance v Lateral depletion effects v Very high concentration of dopants are needed to minimize both effects. n high dopant concentrations result in increase reverse currents in classical diode structures and therefore in reduced ON/OFF ratio. u For switch-type select devices the main challenges are: v identifying the right material v and the switching mechanism to achieve the required drive current density, ON/OFF ratio and reliability. 31

32 Select Devices Summary u Experimental two-terminal select devices have yet to meet the benchmark specifications v Hence, outstanding research issues persist u More detailed benchmarking and further analysis is needed 32

33 Storage Class Memory

34 New Section on SCM in 2011 ERD u Storage-class memory (SCM) describes a device category that combines the benefits of solid-state memory, such as high performance and robustness, with the archival capabilities and low cost of conventional hard-disk magnetic storage. v Such a device requires a nonvolatile memory technology that could be manufactured at a very low cost per bit. u As the scalability of flash is approaching its limit, emerging technologies for non-volatile memories need to be investigated for a potential “take over” of the scaling roadmap for flash. u In principle, such new SCM technology could engender two entirely new and distinct levels within the memory and storage hierarchy, located below off-chip DRAM and above mechanical storage, and differentiated from each other by access time. 34

35 Prototypical and emerging memory technologies for SCM applications u Necessary attributes of a memory device for the storage- class memory applications are: v Scalability v Multilevel Cell - MLC (MLC vs extreme scaling dilemma) v 3D integration (stacking) v Fabrications costs v Endurance (for M-SCM) v Retention (for S-SCM) u The driving issue is to minimize the cost per bit 35

36 Potential of the current prototypical and emerging research memory candidates for SCM applications 36 Prototypical (Table ERD3) Emerging (Table ERD5) ParameterFeRAMSTT-MRAMPCRAM Emerging ferroelectric memory Nanomecha nical memory Redox memory Mott Memory Macromolec ular memory Molecular Memory Scalability MLC 3D integration Fabrication cost Endurance ? ? ? ? ? ? ? ScalabilityF min >45 nm MLCdifficult 3D integrationdifficult Fabrication costhigh Endurance ≤ 1E5 write cycles demonstrated ScalabilityF min =10-45 nm MLCdifficult 3D integrationdifficult Fabrication costmedium Endurance≤1E10 write cycles demonstrated ScalabilityF min <10 nm MLCdifficult 3D integrationdifficult Fabrication costhigh Endurance > 1E10 write cycles demonstrated

37 37 Plans for 2012 u For many memory entries, there are still lacking referenced parameter projections for several memory entries v e.g. Mott memory, FTJ… v The Memory Group will continue the fundamental studies to provide reasonable estimates of the missing data u It would be helpful if fundamentals for all emerging memory devices could be elucidated in one source / single reference document containing v citations v brief graphical/mathematical theory of operation with scaling limits projections v a book project is currently under discussion by ERD editorial group u ERD Memory Workshop (April 2012) v Possible Topic: Memory Select Devices u New ERD Memory candidates?

38 38 Different ERD Memory Entries u Number of entries v v v v v

Download ppt "International ERD TWG Emerging Research Devices Working Group Face-to-Face Meeting Emerging Research Memory Devices: Status and 2012 plans Victor Zhirnov."

Similar presentations

Ads by Google