Download presentation

Presentation is loading. Please wait.

Published byJunior Dexter Modified over 3 years ago

1
Convolution circuits synthesis Perkowski

2
FIR-filter like structure b4b3 b2b1 +++ a4000 a4*b4

3
Think what you can do in all possible ways with two vectors of items (numbers)? 1. Dot product 2. Convolution (polynomial multiplication) 3. Cartesian Product 4. Kronecker Product 5. Other? Think what you can do in all possible ways with two matrices of items (numbers)?

4
Convolution Perhaps the most important operation on data. Not related to operators that operate on items. It is a pattern of moving data and operating on them Although first systolic processors were not for convolution, it is the standard and common object of systolic, cellular and parallel design of algorithms and hardware. Every image processing project such as Hadamard, Fourier, Hough or other transform includes convolution – like circuit/system design in one way or another. This part of design is truly creative.

5
I have two vectors A=(a1,a2,a3,a4) and B=(b1,b2,b3,b4) b4b3 b2b1 +++ a400 a4*b4 a3 a3*b4+a4b3

6
b4b3 b2b1 +++ a3a40 a4*b4 a2 a3*b4+a4b3 a4*b2+a3*b3+a2*b4

7
b4b3 b2b1 +++ a2a3a4 a4*b4 a1 a3*b4+a4b3 a4*b2+a3*b3+a2*b4 a1*b4+a2*b3+a3*b2+a4*b1

8
b4b3 b2b1 +++ a1a2a3 a4*b4 0 a3*b4+a4b3 a4*b2+a3*b3+a2*b4 a1*b4+a2*b3+a3*b2+a4*b1 a1*b3+a2*b2+a3*b1

9
We insert Dffs to avoid many levels of logic b4b3 b2b1 +++ a4a2a3 a4*b4 a4*b3 a4*b2a4*b1

10
b4b3 b2b1 +++ a3a1a2 a4*b4 a4*b3+a3b4 a4*b2+a3b3 a4*b1+a3b2 a3b1

11
b4b3 b2b1 +++ a20a1 a4*b4 a4*b3+a3b4 a4*b2+a3b3+a2b4 a4*b1+a3b2+a2b3 a3b1+a2b2 a2b1 The disadvantage of this circuit is broadcasting

12
We insert more Dffs to avoid broadcasting b4b3 b2b1 +++ a4a2a3 a4*b4 0 00 000

13
b4b3 b2b1 +++ a3a1a2 a4*b4 a3b4 a4b3 0 a400 0 Does not work correctly like this, try something new….

14
b4b3 b2b1 a3a1a2 a4*b4 a3b4a4b3 0 a400 0 a2b4 a1b4 a3b3 a2b3 a1b3 00 0 0 a4b2 a3b2 a2b2 a1b2 0 0 0 a4b1 a3b1 a2b1 First sum Second sum

15
FIR-filter like structure, assume two delays b4b3 b2b1 +++

16
b4b3 b2b1 +++

17
b4b3 b2b1 +++

18
b4b3 b2b1 +++

19
b4b3 b2b1 +++

20
b4b3 b2b1 +++

21
b4b3 b2b1 +++

22
b4b3 b2b1 +++

23
b4b3 b2b1 +++

24
b4b3 b2b1 +++

25
b4b3 b2b1 +++

26
b4b3 b2b1 +++

27
b4b3 b2b1 +++

28
b4b3 b2b1 +++

Similar presentations

OK

VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.

VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.

© 2018 SlidePlayer.com Inc.

All rights reserved.

To make this website work, we log user data and share it with processors. To use this website, you must agree to our Privacy Policy, including cookie policy.

Ads by Google