We think you have liked this presentation. If you wish to download it, please recommend it to your friends in any social system. Share buttons are a little bit lower. Thank you!
Presentation is loading. Please wait.
Published byMadisyn Gutierrez
Modified about 1 year ago
© Copyright 2013 Xilinx. Rajat Aggarwal Sr Director, FPGA Implementation Tools March 31 st, 2014 FPGA Place & Route Challenges
© Copyright 2012 Xilinx. FPGA Evolution Placement Challenges Routing Challenges Open Areas of Research Agenda 2
© Copyright 2012 Xilinx. FPGA Technology Evolution 3 Programmable Logic Devices Enables Programmable “Logic” All Programmable Devices Enables Programmable “Systems Integration”
© Copyright 2012 Xilinx. Biggest devices in each Xilinx architecture family Lots of other components such as: PCIe, MMCMs, PLLs, GTs not shown * - V4 used LUT4. All other families use LUT D devices Device Sizes Over last 5 Xilinx Generations Logic CellsLUTsFFs Distributed RAM DSPBlock RAMIOs V ,448178,176 * 178,1761,392966, V ,000207,360 3, , V ,784474,240948,4808, , V7 2000T + 1,954,5601,221,6002,443,20021, , US ,407,4802,518,5605,037,12028, ,
© Copyright 2012 Xilinx. Increase of around 15x-30x over last the 10 years A lot more hardened blocks in the devices Increased Complexity 5
© Copyright 2012 Xilinx. Fast Changing –New architecture every 2 years –More special modules/IPs with strict performance requirements Turnaround Time –Customer expectation of 3-4 turns per day on largest devices Translates to 2-3 hours runtime for the entire flow –Multi-threading/Multi-Processing/Incremental Flows Performance –Heterogeneous blocks with fixed discrete locations –Large devices with skewed aspect ratios pose routing challenges –Simultaneous optimization of Power, Timing and Congestion metrics Increased Complexity - Challenges 6
© Copyright 2012 Xilinx. 3D FPGAs Multiple adjacent Super Logic Regions (SLRs) Super Long Lines (SLLs) cross from SLR, over interposer, to SLR 10K-15K SLLs between adjacent SLRs –Compared to 1.2K-1.4K IOs per FPGA Package Substrate SLR SLLs 7
© Copyright 2012 Xilinx. 3D FPGAs - Challenges P&R Tools need to make the SSI devices seamless to Customers –No floorplanning requirements –Minimal performance impact –Congestion management 8
© Copyright 2012 Xilinx. Programmable SoCs - Challenges Embedded Dual ARM Cortex- A9 MPCore Challenges –Congestion management at the Processor Boundary –New IPs interfacing with the Processor 9
© Copyright 2012 Xilinx. FPGA Evolution Placement Challenges Routing Challenges Open Areas of Research Agenda 10
© Copyright 2012 Xilinx. IO Banking Rules and Compatibility IO Bank: –group of IO sites that share common VREF and VCCO voltages Only IOs with compatible standards can go to the same IO Bank Compatibility Rules –Numerous and complicated –Change from architecture to architecture 11
© Copyright 2012 Xilinx. UltraScale Clocking Architecture IOx52 Clocking IOx52 Clocking IOx52 Clocking IOx52 Clocking PCIe Config IOx52 Clocking IOx52 Clocking IOx52 Clocking IOx52 Clocking PCIe XAMS CoreIO CFG IO CoreIO Config XAMS CoreIO CFG IO CoreIO Flexible ASIC style clocking network Clocking network defined by software 12
© Copyright 2012 Xilinx. Heterogeneous Placement –Handle Multiple Resources –Discrete Resource (DSP/Block-RAM) –Not Always One-to-One map (example: LUTRAM) FPGA Legalization –Example: Control Sets –Complex, time consuming and changing Placement Challenges DSPs BRAMs 13
© Copyright 2012 Xilinx. FPGA Evolution Placement Challenges Routing Challenges Open Areas of Research Agenda 14
© Copyright 2012 Xilinx. Interconnect delays are not Monotonic Delay(A C D F) > Delay(A B E F) Manhattan Distance(A C D F) < Manhattan Distance(A B E F) minDly = 40 maxDly = 100 minDly = 30 maxDly = 80 minDly = 50 maxDly = 80 minDly = 20 maxDly = 40 minDly = 10 maxDly = 15 A C B E D F 15
© Copyright 2012 Xilinx. Unit delays of these wires can differ substantially Small changes can generate jump in delays –Best Path: SlowMaxDly = 155ps –Next Best Path: SlowMaxDly = 175ps Routing tracks already exist minDly = 40 maxDly = 100 minDly = 30 maxDly = 80 minDly = 50 maxDly = 80 minDly = 20 maxDly = 40 minDly = 10 maxDly = 15 A C B E D F 16
© Copyright 2012 Xilinx. Constraint: FastMinDly > 80ps, SlowMaxDly < 180ps Path (A C D F) FastMin = 90ps, SlowMax = 175ps Path (A B E F) FastMin = 70ps, SlowMax = 155ps Need to Optimize Multiple Corners at once minDly = 40 maxDly = 100 minDly = 30 maxDly = 80 minDly = 50 maxDly = 80 minDly = 20 maxDly = 40 minDly = 10 maxDly = 15 A C B E D F 17
© Copyright 2012 Xilinx. FPGA Evolution Placement Challenges Routing Challenges Open Areas of Research Agenda 18
© Copyright 2012 Xilinx. Ultrafast compilations for small changes Emulation and OpenCL markets Incremental Flows Fast and accurate evaluation of new architectures Create new methods of Abstractions Evaluation Adoption is set to increase more and more Different configurations with non-identical dice 3D FPGAs Design size 750K 2.0M 4.4M ? Need to deliver 2x-3x scalability every 2 years Massive Multi-threading? Multi-Processing? Scalability Open Areas of Research 19
STRUCTURED ASIC’s Dan Lander Haru Yamamoto Shane Erickson (EE 201A Spring 2004)
PARTIAL RECONFIGURATION USING FPGAs: ARCHITECTURE 1.
Reconfigurable Computing After a Decade: A New Perspective and Challenges For Hardware-Software Co-Design and Development Tirumale K Ramesh, Ph.D. Boeing.
1 CMPE511 Term Paper Presentation Afşin ÖZPINAR EE Phd ARM Soft Microprocessor Architectures.
Enabling Technologies for Reconfigurable Computing Reiner Hartenstein University of Kaiserslautern November 21, 2001, Tampere, Finland Enabling Technologies.
A p r i l /17/2006© Sitek S.p.A, Exor International Inc. All rights reserved 2 The Exor Value Proposition, we give you more… 1.More.
JR.S00 1 Lecture 15: Busses and Networking (1) Prof. Jan Rabaey Computer Science 252, Spring 2000 Based on slides from Dave Patterson, John Kubiatowicz.
© Copyright 2012 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice. Enabling Cloud with SDN/Virtual.
© 2007 IBM Corporation | Workshop on Middleware for Next Gen Apps IBM TJ Watson Research Center Middleware Challenges for the Emerging Application Environments.
©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 10Slide 1 Chapter 10 Architectural Design.
Multiprocessors Advanced Computers Architecture, UNIT 4 Flynn's classificationVector computersPipelining in Vector computersCrayMultiprocessor interconnectionGeneral.
Carleton University 1 February 25th, 2014 Voice over IP Presenter: Tony Hutchinson System Engineering Manager.
Basic FPGA Architecture (Spartan-6) Slice and I/O Resources.
The Future of Computing Performance: Samuel H. Fuller, Chair March 22, 2011 Computer Science and Telecommunications Board (CSTB) National Research Council.
Information Security Level 2 – Sensitive © 2012 – Proprietary and Confidential Information of Amdocs Multi Chanel Self Service Amdocs and HTML5 Daniel.
1 System Busses / Networks-on-Chip EECE Advanced Topics in VLSI Design Spring 2009 Brad Quinton.
ECE 555 Digital Circuits & Components ECE555 Lecture 3 Nam Sung Kim University of Wisconsin – Madison Dept. of Electrical & Computer Engineering 1.
Next Generation Networks Munir Cochinwala An SAIC Company.
XILINX CONFIDENTIAL. Dr. Giulio Corradi (Senior System Architect ISM – Xilinx GmbH – Xilinx Inc.) Mrs. Sylvia Waldhausen (Project Leader TÜV SÜD Rail GmbH)
1 Lecture #3 WinWin Stakeholder Roles Developer: The Architecture and Prototype team members will represent developer concerns, such as use of familiar.
Low Power Design From Technology Challenges to Great Products Barry Dennington Snr VP CTO/SoC Design Engineering October 5, 2006.
1. Interconnection Networks ◦ Terminology, basics, examples Optical Interconnects ◦ Motivation ◦ Architecture examples for Data Centers and HPC ◦
How Do I Resolve Routing Congestion?. After completing this training, you will be able to: Use various methods to resolve your design’s routing congestion.
Embedded Systems Design: A Unified Hardware/Software Introduction, (c) 2000 Vahid/Givargis Welcome to Embedded Systems 1 IC by Dr. P P Das Lectures.
Assembly and Packaging TWG What has changed in the last 12 months? 1.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 2 M EMORY H IERARCHY D ESIGN Computer Architecture A Quantitative Approach, Fifth Edition.
Mastering Change and Configuration Management for Business Advantage.
Reconfigurable Hardware Security Ryan Kastner Department of Electrical and Computer Engineering University of California, Santa Barbara CISR Lecture Naval.
©Ian Sommerville 2000 Software Engineering, 6th edition. Chapter 14Slide 1 Chapter 14 Design with Reuse.
1 © Nokia Siemens Networks R 255 G 204 B 0 R 255 G 130 B 0 R 127 G 16 B 162 R 163 G 166 B 173 R 104 G 113 B 122 R 234 G 234 B 234 R 170 G 15 B 30 R 0 G.
© 2016 SlidePlayer.com Inc. All rights reserved.