Presentation is loading. Please wait.

Presentation is loading. Please wait.

0.25usec 1M 4MHz + 12 4069 1312 2k2 100p22p 111098 1usec RST-TB R 6 5 4 3 1 2 7 100usec 4518 R 14 13 12 11 9 10 15 R 6 5 4 3 1 2 7 100msec 4518 R 14 13.

Similar presentations


Presentation on theme: "0.25usec 1M 4MHz + 12 4069 1312 2k2 100p22p 111098 1usec RST-TB R 6 5 4 3 1 2 7 100usec 4518 R 14 13 12 11 9 10 15 R 6 5 4 3 1 2 7 100msec 4518 R 14 13."— Presentation transcript:

1 0.25usec 1M 4MHz k2 100p22p usec RST-TB R usec 4518 R R msec 4518 R msec10msec1sec time base & display mux abcdefgabcdefg LD BL PH D C B A digit display common cathode DCBADCBA CNTRCNTR mA abcdefgabcdefg RO DPn D1 D2 D3 D4 dp c1 c2 c3 c ULN2004A MC1416L c1 c2 c3 c4 dp dot-mux Yo Y1 Y2 Y3 Y4 Y5 Y6 Y Z vee 3 7 TB ULN2004A MC1416L equivalent 7x ms 1s 1ms 10ms DQn Q S R D Q S R R usec 4518 R

2 I7 I6 I5 I4 I3 I2 I1 I0 O2 O1 O0 E Eo GS D4 D3 D2 D P0 P1 P2 P3P0 P1 P2 P3 1 7 PL TCn O0 O1 O2 O3O0 O1 O2 O CE BIN/DECn UP/DNn P0 P1 P2 P3P0 P1 P2 P3 1 7 PL TCn O0 O1 O2 O3O0 O1 O2 O CE BIN/DECn UP/DNn P0 P1 P2 P3P0 P1 P2 P3 1 7 PL TCn O0 O1 O2 O3O0 O1 O2 O CE BIN/DECn UP/DNn P0 P1 P2 P3P0 P1 P2 P3 1 7 PL TCn O0 O1 O2 O3O0 O1 O2 O CE BIN/DECn UP/DNn P0 P1 P2 P3P0 P1 P2 P TCu TCd O0 O1 O2 O3O0 O1 O2 O R U D PL CLK RST P0 P1 P2 P3P0 P1 P2 P TCu TCd O0 O1 O2 O3O0 O1 O2 O R U D PL P0 P1 P2 P3P0 P1 P2 P TCu TCd O0 O1 O2 O3O0 O1 O2 O R U D PL P0 P1 P2 P3P0 P1 P2 P TCu TCd O0 O1 O2 O3O0 O1 O2 O R U D PL A 1 A 2 A 3 A 0 B 1 B 2 B 3 B EA0A1EA0A1 Z A Z B V EE A 1 A 2 A 3 A 0 B 1 B 2 B 3 B EA0A1EA0A1 Z A Z B V EE DP1n DP2n DP3n DP4n Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 E Z DPn 3 V EE A0 A1 A2A0 A1 A2 LEn 4051 A B C D Latch Counter Dec -> Bin dot-(dp)mux Mux MSB LSB COUNTER + +++

3 DQn Q S R RST-TB INPUT 10k & & D Qn Q S R TB CLK R-TBS TBP O3 O3n O2 O2n O1 O1n O0 O0n D3 D2 D1 D0 R usec + & LEn & RSTRSTn & RST >10kL,<10kH >10kH >100kL >100kH >1ML >1MH & TBS D Qn Q S R D Qn Q S R TBS TB2 TB1 &&&& 4011 TBS RS1 RS0 DP2n DP1n DP4n DP3n clock gate circuit reset & latch circuit decimal point decoder & latch (CNTR OUT)

4 4013 R R DQn Q S R UB 100usec 4013 TBS3 100up DQn Q S R usec R-TBS DQn Q S R D Q S R D Q S R D Q S R DQn Q S R D Qn Q S R D Q S R DQn Q S R TBS4TBS5TBS up1up time base select circuit (frequency detector) TBS2 TBS1 >10kL,<10kH >10kH >100kL >100kH >1ML >1MH


Download ppt "0.25usec 1M 4MHz + 12 4069 1312 2k2 100p22p 111098 1usec RST-TB R 6 5 4 3 1 2 7 100usec 4518 R 14 13 12 11 9 10 15 R 6 5 4 3 1 2 7 100msec 4518 R 14 13."

Similar presentations


Ads by Google