Download presentation

Presentation is loading. Please wait.

1
**Group of microelectronics**

Development of the Bandgap Voltage Reference Circuit, Featuring Dynamic-Threshold MOS Transistors (DTMOSTs) in 0.13um CMOS Technology . Vladimir Gromov Group of microelectronics NIKHEF, Amsterdam, the Netherlands

2
**Highlights: The 0.13um CMOS Technology.**

Implementation of Voltage Bandgap Reference in the 0.13um CMOS Technology. Dynamic-Threshold MOS Transistors (DTMOST) structure. Features, characterization, modeling. Circuit submitted in the experimental run. Conclusions.

3
**Features of the 0.13um CMOS Technology in respect to the 0.25um CMOS .**

Reduced physical thickness of the gate oxide. Fine pitch of lithography. Supports many metal layers. Support a wide range of new devices of which Triple-well NFET, and high-quality resistors are the most important. High production cost. Reduced power supply voltage Vdd=1.2V. Devices in this process are extremely robust to radiation damages (there is no need for the gate-around geometries). Standard commercial libraries cells become suitable for our applications. Allows to reduce areas of the devices as to design high-speed high-integrated circuits. Easies wiring on the design . Let us reduce substrate noise and make the design much more robust in the mixed-signal environment. . Some conventional circuits do not fit into the reduced power rails.

4
**Voltage Reference Circuit.**

Requirements: The reference voltage must be insensitive to temperature variations. The reference voltage must be insensitive to the power supply voltage variations. The reference voltage must be insensitive to the fabrication process variations.

5
**Classical voltage summing Bandgap Reference .**

Vdd Vdd Vref K R PTAT I I R CTAT These diodes are p-diffusion in N-well structures. D n D U,volts Vdd=1.2V 1.12V Vref Vg(T=0)=Eg(T=0)/e=1.12V, Where Eg(T) is energy gap between Conduction Band and Valence Band in silicon. CTAT PTAT Temp

6
**Principle of operation of the Bandgap Reference circuit.**

Diode current-to-voltage characteristics are Shockley equations. I2(V,T)=Io(T)*[exp(V *e/kT) –1] I1(V,T)=n Io(T)*[exp(V *e/kT) –1] Vdd Vdd Vref K R V V I1, I2 n D D I I V2-V1 I1 I2 R V D V2 n D V1 Diode voltage-to-current characteristics are Shockley equations. V2(I,T)=kT/e*ln[I/Io(T)] V1(I,T)=kT/e*ln[I/(n*Io(T))] In this architecture I1=I2=I therefore ln(A)-ln(B)=ln(A/B) V2(I,T)-V1(I,T)=kT/e [ln(I/Io(T))- ln(I/(n*Io(T))]= kT/e * ln(n) I= [V2(I,T)-V1(I,T)]/R=[kT/e * ln(n)]/R V1, V2 Current is proportional to absolute temperature PTAT I

7
**Voltage summing Bandgap Reference, featuring DTMOST structures.**

Vdd Vdd Vref K R PTAT I I R CTAT In place of diodes new structures have been used. U,volts Vdd=1.2V Vg(T=0)=0.43V, is effective Bandgap voltage for the DTMOST structure. 0.43V Vref CTAT PTAT Temp, °C

8
**Floating N-well (substrate)**

Dynamic-Threshold MOS Transistors (DTMOST) structure. Anne-Johan Annema (1999) Gate metal + oxide Source Drain Substrate P-diffusion P-diffusion N-well contact Floating N-well (substrate) Conventional diode structure I, A DTMOST structure Source Gate N well U Drain Uthr DIODE = 650mV Uthr DTMOST = 200mV I U, Volts

9
**Characterization of the DTMOST structures.**

Heraeus Temperature chamber Keithley 487 Picoammeter/ voltage source Heraeus Thermometer Experimental set-up. The DTMOST’s Current-to-voltage characteristics at various temperatures. Voltage across the DTMOST at various currents as a function of temperature. Temp=80ºC I, A Temp=70ºC Estimated Bandgap voltage ≈ 410 mV ≈ Reference Voltage U, mV Temp=0ºC I=2µA Linear fits I=1µA I=0.5µA Temp, ºC U, Volts

10
**Characterization of the DTMOST structures (exponential behaviour).**

The DTMOST’s Current-to-voltage characteristics. Exponential fit function I(U)= [EXP(30 U)-1] Conventional diode configuration I, A DTMOST configuration Region of exponential (“ideal diode”) behaviour 100mV ….220mV Exponential fit function I(U)= [EXP(30 U)-1] I, A DTMOST Exponential behaviour range 0.1µA…2µA U, Volts U, Volts

11
**Modeling of the DTMOST structures in SPECTRE.**

The DTMOST’s Current-to-voltage characteristics. // DEVICE 1 //simulator lang=spectre insensitive=yes .model DTMOST1 diode + level= isw=0.0000e n=1.34e+00 + rs=0.000e ik=2.7400e ikp=1.0000e-08 + ibv=1.0000e trs=1.0000e eg=0.225 + tnom=0.000e xti= tlev=1.0000e+00 + area=1.000e perim=1.00e cjo=7.5000e-15 + mj=1.0000e vj=3.3000e cjsw=0 + mjsw=1.000e vjsw=4.3000e is=1.62e-09 + bv=1.3100e cta=8.0000e ctp=1.0000e-03 + pta= ptp=2.0000e fc=0.99 + tlevc= imax=1e gap1=0 gap2=0 I, A Measured points Results of simulation in Affirma Spectre U, Volts Reference voltage (Vref) as a function of temperature. Vref≈393mV Diode model (CADENCE simulations). Temp, ºC

12
**The circuit. Reference voltage: 393mV**

Main Specifications (simulations): Reference voltage: 393mV Temperature sensitivity: ±1.5mV (within a temperature range from 0ºC to 80ºC ). Shift of the Reference voltage caused by supply voltage variations: ±0.25mV (if the supply voltage varies in range from 0.9V to 1.4V ). Power consumption: 60uW Spread of the Reference voltage due to fabrication process variations: σ=1.2mV. Occupied area on the chip:250um vs 60um

13
**Layout of the DTMOST structures.**

Source T <1:9> w= ul=600n nf= m=1 Gate N well Drain T <1:36> w= u l=600n nf= m=1 Source N well Drain

14
**The experimental chip (NIKHEF part).**

(the chip was submitted in CuTe2 MPW run on May 10, 2004.) 4-channel Preamp/Shaper/Buffer circuit for silicon microstrip sensors. The circuit features conventional NFET devices. Bandgap voltage Reference, Featuring DTMOST devices. 4-channel Preamp/Shaper/Buffer circuit for silicon microstrip sensors. The circuit features Triple-well NFET devices. 2mm

15
Conclusions: The 0.13um CMOS Technology provides designers with a wide set of attractive options, in particular, those who develop electronics to operate in high radiation environment. The Voltage Bandgap Reference circuit needs revision in order to fit into the reduced power supply voltage range of the technology. Dynamic-Threshold MOS Transistors (DTMOST) are to replace diodes in the classical Voltage Bandgap Reference circuit as to be suited for the reduced power supply range . After characterization and modeling of the DTMOST structures, the circuit was designed and submitted in CuTe2 MPW run on May 10, 2004 with turnaround time of 5 months.

16
Preamplifier Shaper In Gain=1000 Gain=2000 Out The Preamp/Shaper circuit. Main specifications: 1) Rise time of the output signal: ns. 2) ENC (Cd=15pf) : 900e. 3) Charge sensitivity: 100mv/2fC(1MIP). 4) Power consumption: 1.7mW per channel. 5) Dynamic range: 0…10MIPs. Dummy Preamplifier Gain=1000

17
**The charge-sensitive preamplifier.**

18
The Shaper.

19
**Principle of operation of the Bandgap Reference circuit.**

Diode current-to-voltage characteristics are Shockley equations. I2(V,T)=Io(T)*[exp(V *e/kT) –1] I1(V,T)=n Io(T)*[exp(V *e/kT) –1] Vdd Vdd Vref K R V V I1, I2 n D D I I V2-V1 I1 I2 R V D V2 n D V1 Diode voltage-to-current characteristics are Shockley equations. V2(I,T)=kT/e*ln[I/Io(T)] V1(I,T)=kT/e*ln[I/(n*Io(T))] In this architecture I1=I2=I therefore ln(A)-ln(B)=ln(A/B) V2(I,T)-V1(I,T)=kT/e [ln(I/Io(T))- ln(I/(n*Io(T))]= kT/e * ln(n) I= [V2(I,T)-V1(I,T)]/R=[kT/e * ln(n)]/R V1, V2 Current is proportional to absolute temperature PTAT I

20
Content. Slide#1. Good morning. I am Vladimir Gromov from microelectronics group of NIKHEF, Amsterdam, the Netherlands. I am delighted to be here today to tell you about a novel circuit proposed by our group. Namely my talk is entitled as “Development of the Bandgap Voltage Reference Circuit, Featuring Dynamic-Threshold MOS Transistors (DTMOSTs)in 0.13um CMOS Technology “. Slide#2. These are highlights of the talk. I will start with a brief description of the features of the 0.13um technology. Then I will tell you why it is not easy to implement classical Voltage Bandgap Reference in this Technology. Further I will tell you about a new device called Dynamic-Threshold MOS Transistors (DTMOST). Features of this device, characterization approach and modeling will be discussed. I will demonstrate you a complete Bandgap Voltage Reference Circuit, Featuring Dynamic-Threshold MOS Transistors (DTMOSTs) circuit that we submitted in the experimental MPW run on May Finally I will draw some conclusions. Slide#3. Since one year ago we have joined efforts of CERN microelecronics group to start prototyping in a new 0.13um CMOS technology. This technology offers a set of features attractive for analog designers. …………………………………………………. Because of the reduced thickness gate oxide isolation does not stand voltage higher than 1.2V. It means that the power supply voltage is limited to 1.2V and any design in this technology is confined in this dynamic range . Some conventional circuits although do not fit into the reduced power rails. Bandgap voltage reference is one of them. Slide#4. Voltage Reference Circuit, in general, is an important building block for many architectures. It is a key component for high quality A/D and D/A converters, it is often used when a stable bias voltage or power supply source is needed. A High Quality Reference circuit is to meet the following requirements: …….. Slide#5.Voltage summing Bandgap Reference is a commonly used architecture in chip design. It consists of two diodes of different sizes (formed by p-diffusion in N-well structures) , two resistors and an OPAMP to control a pair of identical current sources in the feedback. Operation of the circuit rely on two basic features. Number one: for a given current voltage drop on a diode is conversely proportional to absolute temperature (CTAT). In the vicinity of the absolute zero temperature it approaches value called BandGap voltage (1.12V). This value is determined by energy gap between Conduction Band and Valence Band and constitutes a built-in fundamental in silicon . Number two: because of the exponential character of the diode’s current-to-voltage characteristics current through the diodes in the architecture is proportional to absolute temperature. By summing of the voltage drop on the diode with the current determined voltage drop on the resistor a temperature insensitive reference voltage is delivered when the slopes of the curve are properly adjusted. The reference voltage gets the value very close to the BandGap voltage. In 0.13um CMOS technology gap between the reference voltage and the power supply voltage becomes so narrow that voltage left for the current sources is not enough to keep the transistors in saturation mode. I makes the whole concept to fail. Slide#6. In 1999 Anne-Johan Annema proposed a new structure to substitute the conventional diode in the Bandgap architecture. It is in fact a p-channel MOS (PMOST) transistor with gate, drain and substrate contacts connected together. This device behaves similar to a conventional diode with an exception . It needs far lower bias voltage to operate. In this combination the current sources do not suffer from the shortage of voltage any more. Slide#7. Let us take a closer look at the new structure. This device can be seen as a PMOST where every change in gate-source voltage makes substrate-source voltage to change which in turn effects the threshold of the transistor. In other words the signal modulates the threshold that is what we call dynamic-threshold transistor. Drain current in this device is primarily determined by voltage across the source-substrate junction, which results in an exponential current-to-source characteristics of the device. The DTMOST’s curve resembles the curve for a conventional diode but shifted in the low-voltage region. That is why we can call it a low-voltage diode. Another feature of this device is that the matching of the DTMOST's is about twice as good as the matching of PMOSTs of the same size operating at the same current. Moreover batch-to-batch variations of DTMOST's are about half the value of their PMOST counterparts. Various BGR circuits featuring DTMOST's were successfully implemented in 0.35µm CMOS technology by engineers from University of Twente in the Netherlands in 1999. Slide#8. In order to design a complete bandgap reference circuit the DTMOST structures have been characterized and modelled. The current-to-voltage characteristic Id(Vgs) of the DTMOST's has been measured at various temperatures in a temperature chamber . The DTMOST structures came from an experimental submit in the 0.13µm CMOS technology. As expected, voltage across the DTMOST is conversely proportional to absolute temperature. By the approximation the line to the low temperature region the effective bandgap voltage is estimated equal to 410mV. Slide#9. In contrast to the conventional diode the DTMOST demonstrates exponential current-to-voltage relationship in a restricted region only. This case must be closely watched in the design of the complete circuit. Current through the diodes must stay within the range (0.1uA…2uA) at any operating temperature. Slide#10. In order to design complete circuit of the Bandgap Reference a Cadence compatible model is needed. The measurements have been the basis to develop a model for the DTMOST's in SPECTRE. I took a standard diode model and varied the parameters to find the best fit for the measured points. You may notice discrepancies in the fitting. Those can cause some inaccuracy in temperature compensation and means are needed to adjust the circuit. Slide#11. Complete Voltage Bandgap Reference circuit consists of the DTMOST devices, a pair of cascoded current sources and a two-stage operational amplifier. All the biases needed for operation of the circuit are generated on-chip. For the purpose to find the optimal operation point a set of resistors have been used. The nodes of the set are connected to the bond pads. By means of jumpers a proper value of the resistor will be chosen . The main specifications of the circuit taken from SPECTRE simulations are listed here: …………………………. Slide#12. Design of the DTMOST’s layout determines much of the circuit’s performance. I copied characterized structures from the experimental submit and connected in a mixed order in proportion 9 to 36. I expect this layout will result in good matching of the DTMOST structures. Slide#13. This slide demonstrates layout of the experimental chip. The chip is a square. Side length of the square is 2mm. Four separate designs are on the chip. Besides the Voltage Bandgap Reference Circuit we submitted two modifications of a 4-channel Preamp/Shaper/Buffer circuit for silicon microstrip sensors. I took ordinary N-channel to design preamplifiers for this modification whereas preamplifiers of second modifications features Triple-well NFET devices. The idea is to study substrate noise rejection in both realizations. This noise dominates thermal electronic noise in the most of mix-signal designs. Slide#14. In the end I would like to focus your attention on the conclusions: …………………………

21
Abstract. A CMOS bandgap reference circuit, featuring dynamic-threshold MOS transistors (DTMOST's) has been developed in the 0.13um CMOS technology. Insensitive to temperature and power supply variations this cell is going to be a key component for high quality A/D and D/A converters. The proposed circuit fits well into the low supply-voltage range of the current and future deep sub-micron technologies. We have carried out pre-design characterizations of the DTMOST structures taken from an experimental submit. Design and specifications of the bandgap voltage reference circuit is presented. The circuit was submitted in CuTe2 MPW submit in May 2004.

Similar presentations

OK

1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.

1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.

© 2017 SlidePlayer.com Inc.

All rights reserved.

Ads by Google

Ppt on operation research game theory Ppt on 3 phase ac circuits Ppt on digital image processing free download Earthquakes for kids ppt on batteries Ppt on acid-base indicators colors Ppt on timing diagram of 8085 microprocessor Ppt on eddy current Ppt on sea level rise in india Schedule appt on someone else calendar Ppt on business cycle phases in order